Patents Assigned to FlipChip International, LLC
-
Publication number: 20160268223Abstract: The subject matter contained herein discloses methods for forming a vertical metallic pillar overlying an under bump metal pad further overlying a semiconductor substrate, and applying a discrete solder cap on a top surface of the pillar, wherein the metallic pillar is defined by at least one photoresist layer. The method includes heating a multi-element metallic paste containing a variable amount of metallic powder, a melting point depressant and a flux such that the metal powder sinters to form the metallic pillar and simultaneously adheres the metallic pillar to the underbump metal pad.Type: ApplicationFiled: March 11, 2015Publication date: September 15, 2016Applicant: Flipchip International LLCInventors: Guy F. Burgess, Theodore Gerard Tessier, Anthony Paul Curtis, Lillian Charell Thompson
-
Patent number: 9070747Abstract: Structures and methods provide a dielectric bridge for use in electroplating. A method comprises: providing a semiconductor wafer with a plurality of die, wherein a first die is adjacent to a second die, and the first die and second die are separated by a dicing street area; forming a patterned dielectric layer overlying the semiconductor wafer, the dielectric layer including a dielectric bridge that crosses the dicing street area; forming a conductive layer (e.g., a metal seed layer) overlying the dielectric layer, wherein a portion of the conductive layer is overlying the dielectric bridge to provide a current pathway from the first die to the second die; and electroplating targeted areas of the conductive layer by providing current to the second die using the current pathway. Other such bridges formed from the dielectric layer provide current pathways to other die on the wafer.Type: GrantFiled: September 27, 2013Date of Patent: June 30, 2015Assignee: Flipchip International LLCInventors: Eugene A. Stout, Douglas M. Scott, Anthony P. Curtis, Theodore G. Tessier, Guy F. Burgess
-
Patent number: 9018750Abstract: Disclosed is a package that includes a wafer substrate and a metal stack seed layer. The metal stack seed layer includes a titanium thin film outer layer. A resist layer is provided in contact with the titanium thin film outer layer of the metal stack seed layer, the resist layer forming circuitry. A method for manufacturing a package is further disclosed. A metal stack seed layer having a titanium thin film outer layer is formed. A resist layer is formed so as to be in contact with the titanium thin film outer layer of the metal stack seed layer, and circuitry is formed from the resist layer.Type: GrantFiled: August 10, 2012Date of Patent: April 28, 2015Assignee: Flipchip International, LLCInventors: Robert Forcier, Douglas Scott
-
Patent number: 8980743Abstract: A wafer level semiconductor device and manufacturing method including providing a semiconductor device wafer substrate having a backside, applying to the backside a conductive metallization layer, and applying to the backside over the conductive metallization layer a protective metal layer of titanium, titanium alloys, nickel, nickel alloys, chromium, chromium alloys, cobalt. cobalt alloys, palladium, and palladium alloys.Type: GrantFiled: March 7, 2013Date of Patent: March 17, 2015Assignee: FlipChip International LLCInventors: Guy F. Burgess, Shannon D. Buzard, Anthony P. Curtis, Douglas M. Scott
-
Publication number: 20150001684Abstract: Structures and methods provide a dielectric bridge for use in electroplating. A method comprises: providing a semiconductor wafer with a plurality of die, wherein a first die is adjacent to a second die, and the first die and second die are separated by a dicing street area; forming a patterned dielectric layer overlying the semiconductor wafer, the dielectric layer including a dielectric bridge that crosses the dicing street area; forming a conductive layer (e.g., a metal seed layer) overlying the dielectric layer, wherein a portion of the conductive layer is overlying the dielectric bridge to provide a current pathway from the first die to the second die; and electroplating targeted areas of the conductive layer by providing current to the second die using the current pathway. Other such bridges formed from the dielectric layer provide current pathways to other die on the wafer.Type: ApplicationFiled: September 27, 2013Publication date: January 1, 2015Applicant: FlipChip International, LLCInventors: Eugene A. Stout, Douglas M. Scott, Anthony P. Curtis, Theodore G. Tessier, Guy F. Burgess
-
Patent number: 8754524Abstract: An interconnect structure comprises a solder including nickel (Ni) in a range of 0.01 to 0.20 percent by weight. The interconnect structure further includes an intermetallic compound (IMC) layer in contact with the solder. The IMC layer comprises a compound of copper and nickel.Type: GrantFiled: February 16, 2012Date of Patent: June 17, 2014Assignee: FlipChip International, LLCInventors: Anthony Curtis, Guy F. Burgess, Michael Johnson, Ted Tessier, Yuan Lu
-
Patent number: 8686556Abstract: A process for forming a heat sink on a semiconductor package at the wafer level stage of manufacture is disclosed. A semiconductor component wafer, prior to separation into separate component packages, is covered on one side with a resin metal foil layer. The resin foil layer is patterned by laser ablation to define the heat sink locations, and then a thermal paste is applied over the patterned layer. The thermal conductive paste is hardened to form the heat sinks. The wafer can then be separated into packages.Type: GrantFiled: October 4, 2012Date of Patent: April 1, 2014Assignee: FlipChip International, LLCInventors: David Clark, Theodore G. Tessier
-
Publication number: 20130328203Abstract: A wafer level semiconductor device and manufacturing method including providing a semiconductor device wafer substrate having a backside, applying to the backside a conductive metallization layer, and applying to the backside over the conductive metallization layer a protective metal layer of titanium, titanium alloys, nickel, nickel alloys, chromium, chromium alloys, cobalt or cobalt alloys, tungsten or tungsten alloys and palladium or palladium alloys.Type: ApplicationFiled: March 7, 2013Publication date: December 12, 2013Applicant: FlipChip International, LLCInventors: Guy F. Burgess, Shannon D. Buzard, Anthony P. Curtis, Douglas M. Scott
-
Publication number: 20130244382Abstract: An apparatus and process for self-aligning components for forming an embedded die package is disclosed. The process includes providing a planar printed wire board (PWB) substrate having registration pads and a component having contact pads and spaced alignment pads, wherein the alignment pads each have a solder cap, placing the component on the substrate such that the alignment pads are in coarse alignment with the registration pads, applying heat to the alignment and registration pads to reflow the solder caps to precisely align the pads; and reducing the temperature below the reflow temperature. The process further includes applying a backside outer layer lamination, forming first vias, forming redistribution conductors on an opposite surface of the substrate connecting to the vias, and applying a front side outer layer lamination over the opposite surface of the substrate, all at temperatures below the reflow temperature.Type: ApplicationFiled: September 14, 2012Publication date: September 19, 2013Applicant: FlipChip international, LLCInventor: David Clark
-
Publication number: 20130196499Abstract: An exemplary method includes forming a vertical pillar overlying or laterally displaced from a bond pad overlying a semiconductor substrate, and applying a discrete solder sphere in combination with one of a solder paste or flux on a top surface of the pillar, wherein the one of the solder paste or flux is defined by at least one photoresist layer. The method may include applying a solder sphere and/or solder flux in different combinations on top surfaces of different first and second pillars.Type: ApplicationFiled: March 14, 2013Publication date: August 1, 2013Applicant: FlipChip International, LLCInventor: FlipChip International, LLC
-
Patent number: 8446019Abstract: A semiconductor package includes a device pad on a substrate. A first polymer layer overlies the substrate, and the first polymer layer has an opening to expose the device pad. In one embodiment, a redistribution layer (RDL) comprises a landing pad, and the RDL is positioned on the first polymer layer and conductively coupled to the device pad. A second polymer layer is on the RDL, and an under bump metal pad (UBM) is on the landing pad and extends onto a top surface of the second polymer layer. In one embodiment, a shortest distance from a center of the landing pad to an outer edge of the landing pad, and a shortest distance from a center of the UBM to an outer edge of the UBM are in a ratio that ranges from 0.5:1 up to 0.95:1.Type: GrantFiled: April 26, 2012Date of Patent: May 21, 2013Assignee: Flipchip International, LLCInventors: Reynante Alvarado, Yuan Lu, Richard Redburn
-
Publication number: 20130093067Abstract: An embodiment of a method of forming an on-chip RE shield on an integrated circuit chip in accordance with the present disclosure includes providing a wafer level integrated circuit component wafer having a front side and a back side before singulation; applying a resin metal layer on a back side of the wafer; and then separating the wafer into discrete RF shielded components. It is this resin metal layer on the back side that acts effectively as the RF shield, after singulation, i.e. separation of the wafer, into discrete RF shielded components.Type: ApplicationFiled: October 9, 2012Publication date: April 18, 2013Applicant: FLIPCHIP INTERNATIONAL, LLCInventor: FLIPCHIP INTERNATIONAL, LLC
-
Publication number: 20130087904Abstract: A process for forming a heat sink on a semiconductor package at the wafer level stage of manufacture is disclosed. A semiconductor component wafer, prior to separation into separate component packages, is covered on one side with a resin metal foil layer. The resin foil layer is patterned by laser ablation to define the heat sink locations, and then a thermal paste is applied over the patterned layer. The thermal conductive past is hardened to form the heat sinks. The wafer can then be separated into packages.Type: ApplicationFiled: October 4, 2012Publication date: April 11, 2013Applicant: FLIPCHIP INTERNATIONAL, LLCInventor: FLIPCHIP INTERNATIONAL, LLC
-
Publication number: 20130037956Abstract: Disclosed is a package that includes a wafer substrate and a metal stack seed layer. The metal stack seed layer includes a titanium thin film outer layer. A resist layer is provided in contact with the titanium thin film outer layer of the metal stack seed layer, the resist layer forming circuitry. A method for manufacturing a package is further disclosed. A metal stack seed layer having a titanium thin film outer layer is formed. A resist layer is formed so as to be in contact with the titanium thin film outer layer of the metal stack seed layer, and circuitry is formed from the resist layer.Type: ApplicationFiled: August 10, 2012Publication date: February 14, 2013Applicant: FlipChip International, LLCInventors: Robert Forcier, Douglas Scott
-
Publication number: 20120228765Abstract: A semiconductor package includes a device pad on a substrate. A first polymer layer overlies the substrate, and the first polymer layer has an opening to expose the device pad. In one embodiment, a redistribution layer (RDL) comprises a landing pad, and the RDL is positioned on the first polymer layer and conductively coupled to the device pad. A second polymer layer is on the RDL, and an under bump metal pad (UBM) is on the landing pad and extends onto a top surface of the second polymer layer. In one embodiment, a shortest distance from a center of the landing pad to an outer edge of the landing pad, and a shortest distance from a center of the UBM to an outer edge of the UBM are in a ratio that ranges from 0.5:1 up to 0.95:1.Type: ApplicationFiled: April 26, 2012Publication date: September 13, 2012Applicant: FlipChip International, LLCInventors: Reynante Alvarado, Yuan Lu, Richard Redburn
-
Publication number: 20120146219Abstract: An interconnect structure comprises a solder including nickel (Ni) in a range of 0.01 to 0.20 percent by weight. The interconnect structure further includes an intermetallic compound (IMC) layer in contact with the solder. The IMC layer comprises a compound of copper and nickel.Type: ApplicationFiled: February 16, 2012Publication date: June 14, 2012Applicant: FLIPCHIP INTERNATIONAL, LLCInventors: Anthony Curtis, Guy F. Burgess, Michael Johnson, Ted Tessier, Yuan Lu
-
Patent number: 8188606Abstract: A semiconductor package includes a device pad on a substrate. A polybenzoxazole (PBO) layer overlies the substrate, and the PBO layer has an opening to expose the device pad. A redistribution layer (RDL) comprises a landing pad, and the RDL is positioned on the PBO layer and conductively coupled to the device pad. A polymer layer is on the RDL, and an under bump metal pad (UBM) is on the landing pad and extends onto a top surface of the polymer layer. The UBM electrically connects to the landing pad through an opening in the polymer layer. A solder bump is secured to the UBM. A shortest distance from a center of the landing pad to an outer edge of the landing pad, and a shortest distance from a center of the UBM to an outer edge of the UBM are in a ratio that ranges from 0.5:1 up to 0.95:1.Type: GrantFiled: April 13, 2011Date of Patent: May 29, 2012Assignee: Flipchip International, LLCInventors: Reynante Alvarado, Yuan Lu, Richard Redburn
-
Patent number: 8143722Abstract: An interconnect structure comprises a solder including nickel (Ni) and tin (Sn), with the nickel in a range of 0.01 to 0.20 percent by weight. The interconnect structure further includes an intermetallic compound (IMC) layer in contact with the solder. The (IMC) layer comprises a compound of copper and nickel.Type: GrantFiled: October 4, 2007Date of Patent: March 27, 2012Assignee: Flipchip International, LLCInventors: Anthony Curtis, Guy F. Burgess, Michael Johnson, Ted Tessier, Yuan Lu
-
Patent number: 8058163Abstract: A method and device for enhanced reliability for semiconductor devices using dielectric encasement is disclosed. The method and device are directed to improving the reliability of the solder joint that connects the integrated circuit (IC) chip to the substrate. The method comprises applying a layer of a photoimageable permanent dielectric material to a top surface of the semiconductor device, and patterning the layer of the photoimageable permanent dielectric material to have an opening over each feature. The method further comprises dispensing or stencil printing fluxing material into the permanent dielectric material openings, and applying solder, which contains no flux, to a top surface of the fluxing material. In one or more embodiments, the method further comprises heating the semiconductor device to a reflow temperature appropriate for the reflow of the solder, thereby causing the solder to conform to sidewalls of the permanent dielectric material openings to form a protective seal.Type: GrantFiled: August 6, 2009Date of Patent: November 15, 2011Assignee: Flipchip International, LLCInventors: John J. H. Reche, Michael E. Johnson, Guy F. Burgess, Anthony P. Curtis, Stuart Lichtenthal
-
Publication number: 20110186995Abstract: A semiconductor package includes a device pad on a substrate. A polybenzoxazole (PBO) layer overlies the substrate, and the PBO layer has an opening to expose the device pad. A redistribution layer (RDL) comprises a landing pad, and the RDL is positioned on the PBO layer and conductively coupled to the device pad. A polymer layer is on the RDL, and an under bump metal pad (UBM) is on the landing pad and extends onto a top surface of the polymer layer. The UBM electrically connects to the landing pad through an opening in the polymer layer. A solder bump is secured to the UBM. A shortest distance from a center of the landing pad to an outer edge of the landing pad, and a shortest distance from a center of the UBM to an outer edge of the UBM are in a ratio that ranges from 0.5:1 up to 0.95:1.Type: ApplicationFiled: April 13, 2011Publication date: August 4, 2011Applicant: FlipChip International, LLCInventors: Reynante Alvarado, Yuan Lu, Richard Redburn