Patents Assigned to Fujitsu Semiconductor Limited
-
Publication number: 20170309561Abstract: There is provided a semiconductor device including a memory region and a logic region. The memory region includes a transistor (memory transistor) that stores information by accumulating charge in a sidewall insulating film. The width of the sidewall insulating film of the memory transistor included in the memory region is made larger than the width of a sidewall insulating film of a transistor (logic transistor) included in the logic region.Type: ApplicationFiled: July 12, 2017Publication date: October 26, 2017Applicant: MIE FUJITSU SEMICONDUCTOR LIMITEDInventors: Taiji Ema, Makoto Yasuda, Kazuhiro Mizutani
-
Patent number: 9793172Abstract: A method for fabricating field effect transistors using carbon doped silicon layers to substantially reduce the diffusion of a doped screen layer formed below a substantially undoped channel layer includes forming an in-situ epitaxial carbon doped silicon substrate that is doped to form the screen layer in the carbon doped silicon substrate and forming the substantially undoped silicon layer above the carbon doped silicon substrate. The method may include implanting carbon below the screen layer and forming a thin layer of in-situ epitaxial carbon doped silicon above the screen layer. The screen layer may be formed either in a silicon substrate layer or the carbon doped silicon substrate.Type: GrantFiled: October 20, 2016Date of Patent: October 17, 2017Assignee: Mie Fujitsu Semiconductor LimitedInventors: Lance Scudder, Pushkar Ranade, Charles Stager, Urupattur C. Sridharan, Dalong Zhao
-
Publication number: 20170293583Abstract: A semiconductor integrated circuit includes a bus signal line and a test signal line arranged adjacent to the bus signal line. The semiconductor integrated circuit has a system mode, which is an operation mode that uses the bus signal line, and a scan mode, which is an operation mode that uses the test signal line. The semiconductor integrated circuit fixes the logic level of the test signal line adjacent to the bus signal line in the system mode that uses the bus signal line. The semiconductor integrated circuit fixes the logic level of the bus signal line adjacent to the test signal line in the scan mode that uses the test signal line.Type: ApplicationFiled: March 3, 2017Publication date: October 12, 2017Applicant: MIE FUJITSU SEMICONDUCTOR LIMITEDInventor: Seiji Goto
-
Patent number: 9786565Abstract: A semiconductor device includes a transistor configuration including first and second gate electrodes, each of the first and second gate electrodes having at least a bottom layer and an upper layer including polycrystalline silicon grains, wherein the first gate electrode is a nMOS gate electrode formed in an nMOS region of the transistor configuration, wherein the polycrystalline silicon grains included in the bottom layer of the first gate electrode have a greater particle diameter than the polycrystalline grains included in the upper layer of the second gate electrode.Type: GrantFiled: September 25, 2009Date of Patent: October 10, 2017Assignee: FUJITSU SEMICONDUCTOR LIMITEDInventors: Hidenobu Fukutome, Mitsugu Tajima
-
Patent number: 9786703Abstract: Semiconductor devices and methods of fabricating such devices are provided. The devices include source and drain regions on one conductivity type separated by a channel length and a gate structure. The devices also include a channel region of the one conductivity type formed in the device region between the source and drain regions and a screening region of another conductivity type formed below the channel region and between the source and drain regions. In operation, the channel region forms, in response to a bias voltage at the gate structure, a surface depletion region below the gate structure, a buried depletion region at an interface of the channel region and the screening region, and a buried channel region between the surface depletion region and the buried depletion region, where the buried depletion region is substantially located in channel region.Type: GrantFiled: October 4, 2016Date of Patent: October 10, 2017Assignee: Mie Fujitsu Semiconductor LimitedInventors: Teymur Bakhishev, Lingquan Wang, Dalong Zhao, Pushkar Ranade, Scott E. Thompson
-
Publication number: 20170287920Abstract: A semiconductor device and a manufacturing method for the same are provided in such a manner that the oxygen barrier film and the conductive plug in the base of a capacitor are prevented from being abnormally oxidized. A capacitor is formed by layering a lower electrode, a dielectric film including a ferroelectric substance or a high dielectric substance, and an upper electrode in this order on top of an interlayer insulation film with at least a conductive oxygen barrier film in between, and at least a portion of a side of the conductive oxygen barrier film is covered with an oxygen entering portion or an insulating oxygen barrier film.Type: ApplicationFiled: June 15, 2017Publication date: October 5, 2017Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventor: Wensheng Wang
-
Patent number: 9779042Abstract: A resource management and task allocation controller for installation in a multicore processor having a plurality of interconnected processor elements providing resources for processing executable transactions, at least one of said elements being a master processing unit, the controller being adapted to communicate, when installed, with each of the processor elements including the master processing unit, and comprising control logic for allocating executable transactions within the multicore processor to particular processor elements in accordance with pre-defined allocation parameters.Type: GrantFiled: August 12, 2013Date of Patent: October 3, 2017Assignees: Synopsys, Inc., Fujitsu Semiconductor LimitedInventor: Mark David Lippett
-
Patent number: 9773794Abstract: An embodiment of a semiconductor device includes a plate line that is connected to ferroelectric capacitors selected from a plurality of ferroelectric capacitors and covers the selected ferroelectric capacitors and regions between the selected ferroelectric capacitors from above top electrodes.Type: GrantFiled: May 24, 2016Date of Patent: September 26, 2017Assignee: FUJITSU SEMICONDUCTOR LIMITEDInventor: Naoya Sashida
-
Patent number: 9773733Abstract: There is provided a semiconductor device including a memory region and a logic region. The memory region includes a transistor (memory transistor) that stores information by accumulating charge in a sidewall insulating film. The width of the sidewall insulating film of the memory transistor included in the memory region is made larger than the width of a sidewall insulating film of a transistor (logic transistor) included in the logic region.Type: GrantFiled: March 10, 2016Date of Patent: September 26, 2017Assignee: MIE FUJITSU SEMICONDUCTOR LIMITEDInventors: Taiji Ema, Makoto Yasuda, Kazuhiro Mizutani
-
Publication number: 20170263606Abstract: A manufacturing method of a semiconductor device according to a disclosed embodiment includes: implanting a first impurity into a first region of a semiconductor substrate, forming a semiconductor layer on the semiconductor substrate, forming a trench in the semiconductor layer and the semiconductor substrate, forming an isolation insulating film in the trench, implanting a second impurity into a second region of the semiconductor layer, forming a first gate insulating film and a first gate electrode in the first region, forming a second gate insulating film and a second gate electrode in the second region, forming a first source region and a first drain region at both sides of the first gate electrode, and forming a second source region and a second drain region at both sides of the second gate electrode.Type: ApplicationFiled: May 25, 2017Publication date: September 14, 2017Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventors: Kazushi Fujita, Taiji Ema, Mitsuaki Hori, Yasunobu Torii
-
Publication number: 20170250177Abstract: A semiconductor integrated circuit apparatus and a manufacturing method for the same are provided in such a manner that a leak current caused by a ballast resistor is reduced, and at the same time, the inconsistency in the leak current is reduced. The peak impurity concentration of the ballast resistors is made smaller than the peak impurity concentration in the extension regions, and the depth of the ballast resistors is made greater than the depth of the extension regions.Type: ApplicationFiled: May 15, 2017Publication date: August 31, 2017Applicant: MIE FUJITSU SEMICONDUCTOR LIMITEDInventors: Katsuyoshi Matsuura, Junichi Ariyoshi
-
Patent number: 9748231Abstract: A semiconductor device includes: a substrate; a first active region formed in the substrate and that includes a first region that has a first width and a second region including a second width larger than the first width and extended in a first direction; a second active region formed in the substrate and extended in parallel to the second region of the first active region; and an element isolation insulating film formed in the substrate and that partitions the first active region and the second active region, respectively, wherein the second region of the first active region or the second active region includes a depressed part depressed in a second direction that is perpendicular to the first direction in a plan view.Type: GrantFiled: June 24, 2014Date of Patent: August 29, 2017Assignee: FUJITSU SEMICONDUCTOR LIMITEDInventors: Makoto Yasuda, Taiji Ema, Mitsuaki Hori, Kazushi Fujita
-
Patent number: 9741428Abstract: An integrated circuit can include multiple SRAM cells, each including at least two pull-up transistors, at least two pull-down transistors, and at least two pass-gate transistors, each of the transistors having a gate; at least one of the pull-up transistors, the pull-down transistors, or the pass-gate transistors having a screening region a distance below the gate and separated from the gate by a semiconductor layer, the screening region having a concentration of screening region dopants, the concentration of screening region dopants being higher than a concentration of dopants in the semiconductor layer, the screening region providing an enhanced body coefficient for the pull-down transistors and the pass-gate transistors to increase the read static noise margin for the SRAM cell when a bias voltage is applied to the screening region; and a bias voltage network operable to apply one or more bias voltages to the multiple SRAM cells.Type: GrantFiled: April 21, 2016Date of Patent: August 22, 2017Assignee: Mie Fujitsu Semiconductor LimitedInventors: Lawrence T. Clark, Scott E. Thompson, Richard S. Roy, Robert Rogenmoser, Damodar R. Thummalapally
-
Patent number: 9728468Abstract: A first well in a first conductivity type which is formed at a first region and is electrically connected to a first power supply line, a second well in a second conductivity type being an opposite conductivity type of the first conductivity type which is formed at a second region and is electrically connected to a second power supply line, a third well in the second conductivity type which is integrally formed with the second well at a third region adjacent to the second region, a fourth well in the first conductivity type integrally formed with the first well at a fourth region adjacent to the first region, a fifth well in the first conductivity type which is formed at the third region to be shallower than the third well, and a sixth well in the second conductivity type which is formed at the fourth region to be shallower than the fourth well, are included.Type: GrantFiled: December 28, 2015Date of Patent: August 8, 2017Assignee: FUJITSU SEMICONDUCTOR LIMITEDInventor: Akira Katakami
-
Publication number: 20170221777Abstract: A first mask with a first pattern is formed above a substrate, a first portion is formed in or above the substrate using the first mask, a second mask with a second pattern is formed above the substrate, a first positional deviation between the first portion and the second pattern is measured, a second portion is formed in or above the substrate using the second mask, a third mask with a third pattern is formed above the substrate, and a third portion is formed in or above the substrate using the third mask. In the forming the third mask, the third pattern is formed in a material film for the third mask with alignment in consideration of the first positional deviation.Type: ApplicationFiled: December 21, 2016Publication date: August 3, 2017Applicant: MIE FUJITSU SEMICONDUCTOR LIMITEDInventor: Toshio Sawano
-
Publication number: 20170214404Abstract: Digital circuits are disclosed that may include multiple transistors having controllable current paths coupled between first and second logic nodes. One or more of the transistors may have a deeply depleted channel formed below its gate that includes a substantially undoped channel region formed over a relatively highly doped screen layer formed over a doped body region. Resulting reductions in threshold voltage variation may improve digital circuit performance. Logic circuit, static random access memory (SRAM) cell, and passgate embodiments are disclosed.Type: ApplicationFiled: April 6, 2017Publication date: July 27, 2017Applicant: Mie Fujitsu Semiconductor LimitedInventors: Scott E. Thompson, Lawrence T. Clark
-
Patent number: 9710006Abstract: An integrated circuit device can include at least a first body bias circuit configured to generate a first body bias voltage different from power supply voltages of the IC device; at least a first bias control circuit configured to set a first body bias node to a first power supply voltage, and subsequently enabling the first body bias node to be set to the first body bias voltage; and a plurality of first transistors having bodies connected to the first body bias node.Type: GrantFiled: July 25, 2014Date of Patent: July 18, 2017Assignee: Mie Fujitsu Semiconductor LimitedInventor: Edward J. Boling
-
Patent number: 9704592Abstract: A semiconductor storage device including plural bit lines, plural select gate lines that intersect with the plural bit lines, and plural memory cells that each include a p-channel memory transistor. The semiconductor storage device includes plural p-channel charging transistors that are respectively connected to the plural bit lines, and a charging line that is connected to each of the plurality of charging transistors. A controller that ON/OFF controls the charging transistors places each of the charging transistors in an ON state prior to read current flowing in a read target bit line, and that places the charging transistor connected to the read target bit line in an OFF state when read current flows in the read target bit line.Type: GrantFiled: July 27, 2016Date of Patent: July 11, 2017Assignee: MIE FUJITSU SEMICONDUCTOR LIMITEDInventor: Satoshi Torii
-
Patent number: 9704740Abstract: A semiconductor device includes an insulating layer formed over a semiconductor substrate, the insulating layer including oxygen, a first wire formed in the insulating layer, and a second wire formed in the insulating layer over the first wire and containing manganese, oxygen, and copper, the second wire having a projection portion formed in the insulating layer and extending downwardly but spaced apart from the first wire.Type: GrantFiled: October 27, 2016Date of Patent: July 11, 2017Assignee: FUJITSU SEMICONDUCTOR LIMITEDInventors: Hirosato Ochimizu, Atsuhiro Tsukune, Hiroshi Kudo
-
Publication number: 20170186704Abstract: A semiconductor device includes a first moisture-resistant ring disposed in a peripheral region surrounding a circuit region on a semiconductor substrate in such a way as to surround the circuit region and a second moisture-resistant ring disposed in the peripheral region in such a way as to surround the first moisture-resistant ring.Type: ApplicationFiled: March 15, 2017Publication date: June 29, 2017Applicant: MIE FUJITSU SEMICONDUCTOR LIMITEDInventors: Jun Sakuma, Hideaki Matsumura, Tadashi Ohshima