Patents Assigned to KnuEdge Incorporated
-
Patent number: 10108516Abstract: A data collecting instrument including an input coupled with an output network port of a processing device, the input configured to receive a destination address of each data packet transmitted from the output network port, where the processing device is connected to a plurality of processing devices and is configured to transmit data packets from output network ports of the processing device to other devices of the plurality; one or more address registers configured to store information about a destination address range; a counter register configured to store a counter value; and digital circuitry coupled with the input, the one or more address registers, and the counter register; the digital circuitry configured to (i) determine, based on the information stored in the one or more address registers, that the destination address is within the destination address range; and (ii) increment the counter value stored in the counter register.Type: GrantFiled: January 5, 2017Date of Patent: October 23, 2018Assignee: KnuEdge IncorporatedInventors: Douglas A. Palmer, Jerome V. Coffin
-
Patent number: 10061531Abstract: A computing system may comprise a plurality of processing devices. In one example, a processing device may comprise a top level router, a device controller and a plurality of processing engines grouped in a plurality of clusters. The top level router may comprise a plurality of high speed communication interfaces to couple the processing device with other processing devices. The device controller may comprise a device controller memory space. Each cluster may have a cluster memory. Each processing engine may comprise an engine memory. The device controller memory space, the cluster memory of all clusters and the engine memory of all processing engines of all processing devices may form a uniform address space for the computing system, which may be addressed using a packet that contains a single destination address in a header of the packet.Type: GrantFiled: January 29, 2015Date of Patent: August 28, 2018Assignee: KnuEdge IncorporatedInventor: Douglas A. Palmer
-
Patent number: 10049197Abstract: Systems and methods to authenticate and verify user access replace the digits of a personal identification number (PIN) of a particular user with prompted randomized words that are to be uttered by an unidentified user. By virtue of this replacement, the PIN remains secret. A known speaker provides voice samples to the system in advance. The words uttered by the unidentified user (in response to the prompted words being displayed) correspond to digits. The uttered words are checked against the PIN, and are used to verify if the unidentified user's voice matches the voice of the known speaker.Type: GrantFiled: July 14, 2014Date of Patent: August 14, 2018Assignee: KnuEdge IncorporatedInventor: Derrick Roos
-
Patent number: 10027583Abstract: Systems and techniques for network on a chip based computer architectures and communications therein are described. A described technique includes generating, at a first computing resource of a computer system, a chained packet sequence. A packet therein can specify a chain indicator to indicate inclusion in the chained packet sequence, a destination address, and an opcode. The technique includes routing the sequence to a second computing resource based on the destination address of a first chained packet in the sequence. The technique includes receiving the sequence at the second computing resource; performing the operation specified by the opcode of the first chained packet; and determining whether to process or forward one or more chained packets in a remainder portion of the sequence based on the destination address of a second chained packet of the sequence, the second chained packet being located at a beginning of the remainder portion.Type: GrantFiled: March 22, 2016Date of Patent: July 17, 2018Assignee: KnuEdge IncorporatedInventors: Andrew White, Douglas B. Meyer, Jerome V. Coffin
-
Patent number: 9959066Abstract: A computing system includes a plurality of computing resources that communicate with each other using network on a chip architecture. One of the plurality of computing resources is attached to memory external to the computing system through an external memory interface. The memory-attached computing resource is configured to read data from the memory and modify the read data prior to either writing the modified data back to the memory, or transmitting the modified data to one or more other of the computing resources, or both.Type: GrantFiled: February 12, 2016Date of Patent: May 1, 2018Assignee: KnuEdge IncorporatedInventors: Douglas A. Palmer, Jerome V. Coffin, William Christensen Clevenger
-
Patent number: 9942146Abstract: Systems, devices, and techniques for routing packets are described. A described router includes ingress ports to receive packets; egress ports; ingress switch fabric coupled with the ingress ports; egress switch fabric coupled with the egress ports; floating buffers coupled between the ingress switch fabric and the egress switch fabric; and a controller. The controller can be configured to receive a packet via an ingress port, determine an egress port based on the packet's destination address, acquire a floating buffer, send to the egress port a buffer identifier corresponding to the acquired floating buffer, operate the ingress switch fabric to establish a first pathway between the acquired floating buffer and the ingress port to write the packet to the buffer, and operate the egress switch fabric to establish a second pathway between the acquired floating buffer and the egress port to write from the buffer to the egress port.Type: GrantFiled: August 2, 2016Date of Patent: April 10, 2018Assignee: KnuEdge IncorporatedInventors: Michael Florea, Jerome V. Coffin
-
Patent number: 9922668Abstract: An estimate of a fractional chirp rate of a signal may be computed by using multiple frequency representations of the signal. A first frequency representation may be computed using a first fractional chirp rate and a first score may be computed using the first frequency representation that indicates a match between the first fractional chirp rate and a fractional chirp rate of the signal. A second frequency representation may be computed using a second fractional chirp rate and a second score may be computed using the second frequency representation that indicates a match between the second fractional chirp rate and the fractional chirp rate of the signal. The fractional chirp rate of the signal may be estimated using the first score and the second score, for example, by selecting a fractional chirp rate corresponding to a highest score.Type: GrantFiled: December 15, 2015Date of Patent: March 20, 2018Assignee: KnuEdge IncorporatedInventors: David C. Bradley, Yao Huang Morin, Janis Intoy, Sean O'Connor, Nick Hilton, Massimo Mascaro
-
Patent number: 9910716Abstract: In one aspect, a method implemented by a first sync controller includes receiving sync information, wherein the sync information (i) identifies a first sync process, (ii) indicates that the first sync controller is not a master controller of the first sync process, and (iii) identifies a group of components executing the first sync process, the group comprising a first processing device; receiving a first sync indication from the first processing device; storing an indication, associated with the first sync process, that the first sync indication was received from the first processing device; determining that a sync indication has been received from all components of the first group of components; and transmitting a second sync indication to a second sync controller.Type: GrantFiled: March 11, 2016Date of Patent: March 6, 2018Assignee: KnuEdge IncorporatedInventors: Douglas B. Meyer, Andrew White, Jerome V. Coffin, Michael George Creamer
-
Patent number: 9880784Abstract: In a computing system where an incoming packet can be written directly into one or more local registers of a processing unit, a packet interface routes packets arriving at a computing system to the local registers of the processing unit or to a memory shared by multiple processing units. The shared memory includes a portion configured as a first-in, first-out (FIFO) buffer for storing packets arriving for the processing unit when its local registers are full. The stored packets are then delivered to the processing unit's one or more registers when the registers become available.Type: GrantFiled: February 5, 2016Date of Patent: January 30, 2018Assignee: KnuEdge IncorporatedInventors: Ramon Zuniga, Douglas A. Palmer
-
Patent number: 9870785Abstract: Features that may be computed from a harmonic signal include a fractional chirp rate, a pitch, and amplitudes of the harmonics. A fractional chirp rate may be estimated, for example, by computing scores corresponding to different fractional chirp rates and selecting a highest score. A first pitch may be computed from a frequency representation that is computed using the estimated fractional chirp rate, for example, by using peak-to-peak distances in the frequency distribution. A second pitch may be computed using the first pitch, and a frequency representation of the signal, for example, by using correlations of portions of the frequency representation. Amplitudes of harmonics of the signal may be determined using the estimated fractional chirp rate and second pitch. Any of the estimated fractional chirp rate, second pitch, and harmonic amplitudes may be used for further processing, such as speech recognition, speaker verification, speaker identification, or signal reconstruction.Type: GrantFiled: December 15, 2015Date of Patent: January 16, 2018Assignee: KnuEdge IncorporatedInventors: David Carlson Bradley, Yao Huang Morin, Massimo Mascaro, Janis I. Intoy, Sean Michael O'Connor, Ellisha Natalie Marongelli, Robert Nicholas Hilton
-
Patent number: 9864519Abstract: Systems and methods are provided for performing write-with-response operations in a network on a chip architecture. In response to receiving an instruction to perform a write-with-response operation, a writer computing resource of a computing system (implemented using the network on a chip architecture) executes this instruction by performing a write operation for writing data to a memory location followed by a response operation for notifying a notification target computing resource of the computing system that the data has been written to the memory location.Type: GrantFiled: August 24, 2015Date of Patent: January 9, 2018Assignee: KnuEdge IncorporatedInventors: Doug Meyer, Jerry Coffin, Andy White
-
Patent number: 9858242Abstract: Systems and methods may be provided to support memory access by packet communication and/or direct memory access. In one aspect, a memory controller may be provided for a processing device containing a plurality of computing resources. The memory controller may comprise a first interface to be coupled to a router. The first interface may be configured to transmit and receive packets. Each packet may comprise a header that may contain a routable address and a packet opcode specifying an operation to be performed in accordance with a network protocol. The memory controller may further comprise a memory bus port coupled to a plurality of memory slots that are configured to receive memory banks to form a memory and a controller core coupled to the first interface. The controller core may be configured to decode a packet received at the first interface and perform an operation specified in the received packet.Type: GrantFiled: December 6, 2016Date of Patent: January 2, 2018Assignee: KnuEdge IncorporatedInventors: Douglas A. Palmer, Ramon Zuniga
-
Patent number: 9842611Abstract: An estimate of a pitch of a signal may be computed by using peak-to-peak distances in a frequency representation of the signal. A frequency representation of the signal may be computed, peaks in the frequency representation may be identified, for example, by identifying peaks larger than a threshold value. Peak-to-peak distances may be determined using the locations in frequency of the peaks. The pitch of the signal may be estimated by, for example, estimating cumulative distribution function of the peak-to-peak distances or computing a histogram of the peak-to-peak distances.Type: GrantFiled: December 15, 2015Date of Patent: December 12, 2017Assignee: KnuEdge IncorporatedInventors: David C. Bradley, Yao Huang Morin, Ellisha Marongelli
-
Publication number: 20170220520Abstract: Systems and methods for operating a processing device are provided. A method may comprise transmitting data on the processing device, monitoring state information for a plurality of buffers on the processing device for the transmitted data, aggregating the monitored state information, starting a timer in response to determining that all buffers of the plurality of buffers are empty and asserting a drain state for the plurality of buffers in response to all buffers of the plurality of buffers remained empty for the duration of the timer.Type: ApplicationFiled: January 29, 2016Publication date: August 3, 2017Applicant: KnuEdge IncorporatedInventors: Douglas Meyer, Andrew J. White
-
Publication number: 20170206904Abstract: An input signal may be classified by comparing a trajectory of a sequence of feature vectors of the input signal to sequences of feature vectors of reference signals, wherein the reference signals correspond to classes. For a class, a score may be computed that indicates a match between the trajectory of the input signal with trajectories of reference sequences corresponding to the class. The input signal may be classified by selecting a class corresponding to a highest score. In some implementations, the score may by computed by determining a number of nearest neighbors of the class to the input signal or by sequentially processing the input signal and updating a score for successive steps of the input sequence.Type: ApplicationFiled: January 19, 2016Publication date: July 20, 2017Applicant: KnuEdge IncorporatedInventors: Douglas Robert Bergman, John Clemente Quinn, David Carlson Bradley
-
Patent number: 9691391Abstract: Systems and methods to perform speaker clustering determine which audio segments appear to include sound generated by the same speaker. Speaker clustering is based on creating a graph in which a node represents an audio segment and an edge between two nodes represents a relationship and/or correspondence that reflects a probability, likelihood, or other indication that the two nodes represent audio segments of the same speaker. This graph is analyzed to detect individual communities of nodes that associate to an individual speaker.Type: GrantFiled: May 21, 2015Date of Patent: June 27, 2017Assignee: KnuEdge IncorporatedInventor: Rodney Gateau
-
Patent number: 9634901Abstract: A computer network may comprise a plurality of computing devices. In one example, a method may be provided for discovering topology of the computer network. The method may comprise sending, by a host computing device of the computing network, a neighbor discovery packet to each network interface of the host that has a connection, receiving a reply packet responding to the neighbor discovery packet, building a neighbor map for all neighbor computing devices to the host, sending a connection discovery packet to each network interface of the host that has a connection, receiving reply packets responding to the connection discovery packet, and building a connection map for connections among computing devices based on the information in the reply packets.Type: GrantFiled: January 29, 2015Date of Patent: April 25, 2017Assignee: KnuEdge IncorporatedInventors: Douglas A. Palmer, Doug B. Meyer, Jerome V. Coffin
-
Patent number: 9620130Abstract: A system and method are provided for processing sound signals. The processing may include identifying individual harmonic sounds represented in sound signals, determining sound parameters of harmonic sounds, classifying harmonic sounds according to source, and/or other processing. The processing may include transforming the sound signals (or portions thereof) into a space which expresses a transform coefficient as a function of frequency and chirp rate. This may facilitate leveraging of the fact that the individual harmonics of a single harmonic sound may have a common pitch velocity (which is related to the chirp rate) across all of its harmonics in order to distinguish an the harmonic sound from other sounds (harmonic and/or non-harmonic) and/or noise.Type: GrantFiled: June 30, 2014Date of Patent: April 11, 2017Assignee: KnuEdge IncorporatedInventors: David C. Bradley, Daniel S. Goldin, Robert N. Hilton, Nicholas K. Fisher, Rodney Gateau, Derrick R. Roos, Eric Wiewiora
-
Patent number: 9614785Abstract: Systems and methods to process packets of information use an on-chip information processing system configured to receive, resolve, convert, and/or transmit packets of different packet-types in accordance with different protocols. A first packet-type may use a protocol for wired local-area-networking (LAN) technologies, such as Ethernet. A second packet-type may use a proprietary protocol. The proprietary protocol may be used to exchange information with one or more packet processing engines, such as neural processing engines.Type: GrantFiled: September 29, 2014Date of Patent: April 4, 2017Assignee: KnuEdge IncorporatedInventor: Douglas A. Palmer
-
Publication number: 20170083477Abstract: Systems and methods may be provided to support memory access by packet communication and/or direct memory access. In one aspect, a memory controller may be provided for a processing device containing a plurality of computing resources. The memory controller may comprise a first interface to be coupled to a router. The first interface may be configured to transmit and receive packets. Each packet may comprise a header that may contain a routable address and a packet opcode specifying an operation to be performed in accordance with a network protocol. The memory controller may further comprise a memory bus port coupled to a plurality of memory slots that are configured to receive memory banks to form a memory and a controller core coupled to the first interface. The controller core may be configured to decode a packet received at the first interface and perform an operation specified in the received packet.Type: ApplicationFiled: December 6, 2016Publication date: March 23, 2017Applicant: KnuEdge IncorporatedInventors: Douglas A. Palmer, Ramon Zuniga