Patents Assigned to Linear Algebra Technologies Limited
-
Publication number: 20190156141Abstract: Methods, systems, apparatus and articles of manufacture are disclosed herein to improve image classification with boundary-bitmaps. An example disclosed apparatus includes a silhouette engine to identify a foreground silhouette within the image, generate a bounding box based on borders of the foreground silhouette, and generate an encoded silhouette matrix which identifies cells of a foreground and cells of a background, a convolution cell selector to convolve the encoded silhouette matrix to generate a convoluted bitmap matrix, and a filter cell selector to improve image classification efficiency by identifying eligible blocks of the convoluted bitmap matrix by retaining first respective cells of the convoluted bitmap matrix that satisfy a cell retention threshold, and removing second respective cells of the convoluted bitmap matrix that do not satisfy the cell retention threshold.Type: ApplicationFiled: June 6, 2017Publication date: May 23, 2019Applicant: Linear Algebra Technologies LimitedInventors: David Moloney, Alireza Dehghani
-
Patent number: 10248884Abstract: Systems and methods are provided for image classification using histograms of oriented gradients (HoG) in conjunction with a trainer. The efficiency of the process is greatly increased by first establishing a bitmap which identifies a subset of the pixels in the HoG window as including relevant foreground information, and limiting the HoG calculation and comparison process to only the pixels included in the bitmap.Type: GrantFiled: April 10, 2017Date of Patent: April 2, 2019Assignee: Linear Algebra Technologies LimitedInventors: David Moloney, Alireza Dehghani
-
Patent number: 10198359Abstract: Cache memory mapping techniques are presented. A cache may contain an index configuration register. The register may configure the locations of an upper index portion and a lower index portion of a memory address. The portions may be combined to create a combined index. The configurable split-index addressing structure may be used, among other applications, to reduce the rate of cache conflicts occurring between multiple processors decoding the video frame in parallel.Type: GrantFiled: February 23, 2018Date of Patent: February 5, 2019Assignee: Linear Algebra Technologies, LimitedInventor: Richard Richmond
-
Patent number: 10001993Abstract: A vector processor is disclosed including a variety of variable-length instructions. Computer-implemented methods are disclosed for efficiently carrying out a variety of operations in a time-conscious, memory-efficient, and power-efficient manner. Methods for more efficiently managing a buffer by controlling the threshold based on the length of delay line instructions are disclosed. Methods for disposing multi-type and multi-size operations in hardware are disclosed. Methods for condensing look-up tables are disclosed. Methods for in-line alteration of variables are disclosed.Type: GrantFiled: August 12, 2014Date of Patent: June 19, 2018Assignee: Linear Algebra Technologies LimitedInventors: Brendan Barry, Fergal Connor, Martin O'Riordan, David Moloney, Sean Power
-
Patent number: 9996912Abstract: One of the challenges in bringing computational imaging to a mass market is that computational imaging is inherently computationally expensive. The computational challenges associated with computational imaging are apparent with the computation of a histogram of gradient descriptors. Oftentimes, generating a histogram of gradient descriptors involves computing gradients of an image, binning the gradients according to their orientation, and, optionally, normalizing the bins using a non-linear function. Because each of these operations is expensive, the histogram of gradient descriptor computations is generally computationally expensive and is difficult to implement in a power efficient manner for mobile applications. The present application discloses a computing device that can provide a low-power, highly capable computing platform for computing a histogram of gradient descriptors.Type: GrantFiled: October 31, 2016Date of Patent: June 12, 2018Assignee: Linear Algebra Technologies LimitedInventors: Richard Richmond, Cormac Brick, Brendan Barry, David Moloney
-
Patent number: 9934043Abstract: The present application relates generally to a parallel processing device. The parallel processing device can include a plurality of processing elements, a memory subsystem, and an interconnect system. The memory subsystem can include a plurality of memory slices, at least one of which is associated with one of the plurality of processing elements and comprises a plurality of random access memory (RAM) tiles, each tile having individual read and write ports. The interconnect system is configured to couple the plurality of processing elements and the memory subsystem. The interconnect system includes a local interconnect and a global interconnect.Type: GrantFiled: November 18, 2013Date of Patent: April 3, 2018Assignee: Linear Algebra Technologies LimitedInventors: David Moloney, Richard Richmond, David Donohoe, Brendan Barry
-
Patent number: 9916252Abstract: Cache memory mapping techniques are presented. A cache may contain an index configuration register. The register may configure the locations of an upper index portion and a lower index portion of a memory address. The portions may be combined to create a combined index. The configurable split-index addressing structure may be used, among other applications, to reduce the rate of cache conflicts occurring between multiple processors decoding the video frame in parallel.Type: GrantFiled: May 19, 2015Date of Patent: March 13, 2018Assignee: LINEAR ALGEBRA TECHNOLOGIES LIMITEDInventor: Richard Richmond
-
Patent number: 9910675Abstract: The present application discloses a computing device that can provide a low-power, highly capable computing platform for computational imaging. The computing device can include one or more processing units, for example one or more vector processors and one or more hardware accelerators, an intelligent memory fabric, a peripheral device, and a power management module. The computing device can communicate with external devices, such as one or more image sensors, an accelerometer, a gyroscope, or any other suitable sensor devices.Type: GrantFiled: August 12, 2014Date of Patent: March 6, 2018Assignee: LINEAR ALGEBRA TECHNOLOGIES LIMITEDInventors: Brendan Barry, Richard Richmond, Fergal Connor, David Moloney
-
Patent number: 9858073Abstract: The present application provides a method of randomly accessing a compressed structure in memory without the need for retrieving and decompressing the entire compressed structure.Type: GrantFiled: February 11, 2009Date of Patent: January 2, 2018Assignee: LINEAR ALGEBRA TECHNOLOGIES LIMITEDInventor: David Maloney
-
Patent number: 9842271Abstract: The present application provides a method of corner detection and an image processing system for detecting corners in an image. The preferred implementation is in software using enabling and reusable hardware features in the underlying vector processor architecture. The advantage of this combined software and programmable processor datapath hardware is that the same hardware used for the FAST algorithm can also be readily applied to a variety of other computational tasks, not limited to image processing.Type: GrantFiled: May 21, 2014Date of Patent: December 12, 2017Assignee: Linear Algebra Technologies LimitedInventors: Cormac Brick, Brendan Barry, Fergal Connor, David Moloney
-
Publication number: 20170287447Abstract: Systems and methods are provided for rendering of a dual eye-specific display. The system tracks the user's eye movements and/or positions, in some implementations, based on electroencephalography (EEG) of the user, to correctly label the central (foveal) and peripheral (extra-foveal) areas of the display. Foveal data is fully rendered while extra-foveal data is reduced in resolution and, in some implementations, shared between the two displays.Type: ApplicationFiled: April 1, 2016Publication date: October 5, 2017Applicant: Linear Algebra Technologies LimitedInventors: Brendan BARRY, David MOLONEY
-
Patent number: 9727113Abstract: The present application discloses a computing device that can provide a low-power, highly capable computing platform for computational imaging. The computing device can include one or more processing units, for example one or more vector processors and one or more hardware accelerators, an intelligent memory fabric, a peripheral device, and a power management module. The computing device can communicate with external devices, such as one or more image sensors, an accelerometer, a gyroscope, or any other suitable sensor devices.Type: GrantFiled: August 12, 2014Date of Patent: August 8, 2017Assignee: LINEAR ALGEBRA TECHNOLOGIES LIMITEDInventors: Brendan Barry, Richard Richmond, Fergal Connor, David Moloney
-
Patent number: 9639777Abstract: Systems and methods are provided for image classification using histograms of oriented gradients (HoG) in conjunction with a trainer. The efficiency of the process is greatly increased by first establishing a bitmap which identifies a subset of the pixels in the HoG window as including relevant foreground information, and limiting the HoG calculation and comparison process to only the pixels included in the bitmap.Type: GrantFiled: December 17, 2015Date of Patent: May 2, 2017Assignee: LINEAR ALGEBRA TECHNOLOGIES LIMITEDInventors: David Moloney, Alireza Dehghani
-
Patent number: 9509994Abstract: The present application relates to an apparatus for programmable video size reduction with dynamic image filtering for use in block-based video decoding system. The invention improves the image quality within low video memory requirements and allows for efficient decoding of higher resolution video to be displayed on a lower resolution display device.Type: GrantFiled: April 7, 2010Date of Patent: November 29, 2016Assignee: LINEAR ALGEBRA TECHNOLOGIES LIMITEDInventors: Yuri Ivanov, David Moloney
-
Publication number: 20160342521Abstract: Cache memory mapping techniques are presented. A cache may contain an index configuration register. The register may configure the locations of an upper index portion and a lower index portion of a memory address. The portions may be combined to create a combined index. The configurable split-index addressing structure may be used, among other applications, to reduce the rate of cache conflicts occurring between multiple processors decoding the video frame in parallel.Type: ApplicationFiled: May 19, 2015Publication date: November 24, 2016Applicant: Linear Algebra Technologies LimitedInventor: Richard RICHMOND
-
Patent number: 9483706Abstract: One of the challenges in bringing computational imaging to a mass market is that computational imaging is inherently computationally expensive. The computational challenges associated with computational imaging are apparent with the computation of a histogram of gradient descriptors. Oftentimes, generating a histogram of gradient descriptors involves computing gradients of an image, binning the gradients according to their orientation, and, optionally, normalizing the bins using a non-linear function. Because each of these operations is expensive, the histogram of gradient descriptor computations is generally computationally expensive and is difficult to implement in a power efficient manner for mobile applications. The present application discloses a computing device that can provide a low-power, highly capable computing platform for computing a histogram of gradient descriptors.Type: GrantFiled: January 8, 2015Date of Patent: November 1, 2016Assignee: Linear Algebra Technologies LimitedInventors: Richard Richmond, Cormac Brick, Brendan Barry, David Moloney
-
Patent number: 9270872Abstract: The disclosed subject matter includes an apparatus configured to remove a shading effect from an image. The apparatus can include one or more interfaces configured to provide communication with an imaging module that is configured to capture the image, and a processor, in communication with the one or more interfaces, configured to run a module stored in memory. The module is configured to receive the image captured by the imaging module under a first lighting spectrum, receive a per-unit correction mesh for adjusting images captured by the imaging module under a second lighting spectrum, determine a correction mesh for the image captured under the first lighting spectrum based on the per-unit correction mesh for the second lighting spectrum, and operate the correction mesh on the image to remove the shading effect from the image.Type: GrantFiled: November 26, 2013Date of Patent: February 23, 2016Assignee: LINEAR ALGEBRA TECHNOLOGIES LIMITEDInventor: David Donohoe
-
Patent number: 9223575Abstract: The present application relates to the field of processors and in particular to the carrying out of arithmetic operations. Many of the computations performed by processors consist of a large number of simple operations. As a result, a multiplication operation may take a significant number of clock cycles to complete. The present application provides a processor having a trivial operand register, which is used in the carrying out of arithmetic or storage operations for data values stored in a data store.Type: GrantFiled: March 16, 2008Date of Patent: December 29, 2015Assignee: LINEAR ALGEBRA TECHNOLOGIES LIMITEDInventor: David Moloney
-
Patent number: 9196017Abstract: The disclosed embodiments include an apparatus implemented in a semiconductor integrated chip. The apparatus is configured to operate a composite function, comprising a first function and a second function, on a first patch of an image. The apparatus includes a first function operator configured to operate the first function on the group of pixel values to provide a first processed group of pixel values. The apparatus also includes a delay system configured to maintain the first processed group of pixel values for a predetermined period of time to provide a delayed processed group of pixel values. The apparatus further includes a second function operator configured to operate a second function on at least a second processed group of pixels and the delayed processed group to determine an output of the composite function.Type: GrantFiled: November 15, 2013Date of Patent: November 24, 2015Assignee: Linear Algebra Technologies LimitedInventors: David Donohoe, Brendan Barry, David Moloney, Richard Richmond, Fergal Connor
-
Patent number: 9146747Abstract: The present application relates generally to a parallel processing device. The parallel processing device can include a plurality of processing elements, a memory subsystem, and an interconnect system. The memory subsystem can include a plurality of memory slices, at least one of which is associated with one of the plurality of processing elements and comprises a plurality of random access memory (RAM) tiles, each tile having individual read and write ports. The interconnect system is configured to couple the plurality of processing elements and the memory subsystem. The interconnect system includes a local interconnect and a global interconnect.Type: GrantFiled: November 18, 2013Date of Patent: September 29, 2015Assignee: LINEAR ALGEBRA TECHNOLOGIES LIMITEDInventors: David Moloney, Richard Richmond, David Donohoe, Brendan Barry, Cormac Brick, Ovidiu Andrei Vesa