Patents Assigned to MasPar Computer Corporation
-
Patent number: 5598408Abstract: A massively parallel computer system is disclosed having a global router network in which pipeline registers are spatially distributed to increase the messaging speed of the global router network. The global router network includes an expansion tap for processor to I/O messaging so that I/O messaging bandwidth matches interprocessor messaging bandwidth. A route-opening message packet includes protocol bits which are treated homogeneously with steering bits. The route-opening packet further includes redundant address bits for imparting a multiple-crossbars personality to router chips within the global router network. A structure and method for spatially supporting the processors of the massively parallel system and the global router network are also disclosed.Type: GrantFiled: January 14, 1994Date of Patent: January 28, 1997Assignee: MasPar Computer CorporationInventors: John R. Nickolls, John Zapisek, Won S. Kim, Jeffrey C. Kalb, W. Thomas Blank, Eliot Wegbreit, Kevin Van Horn
-
Patent number: 5581777Abstract: A massively parallel processor is provided with a plurality of clusters. Each cluster includes a plurality of processor elements ("PEs") and a cluster memory. Each PE of the cluster has associated with it an address register, a stage register, an error register, a PE enable flag, a memory flag, and a grant request flag. A cluster data bus and an error bus connects each of the stage registers and error registers of the cluster to the memory. The grant request flags of the cluster are interconnected by a polling network, which polls only one of the grant request flags at a time. In response to a signal on the polling network and the state of the associated memory flag, the grant request flag determines an I/O operation between the associated data register and the cluster memory over the cluster data bus. Both data and error bits are associated with respective processor elements. The sequential memory operations proceed in parallel with parallel processor operations.Type: GrantFiled: March 3, 1995Date of Patent: December 3, 1996Assignee: MasPar Computer CorporationInventors: Won S. Kim, David M. Bulfer, John R. Nickolls, W. Thomas Blank, Hannes Figel
-
Patent number: 5542074Abstract: A parallel processor system which operates in a single-instruction multiple-data mode has a highly flexible local control capability for enabling the system to operate fast. The system contains an array of processing elements or PEs (12.sub.1 -12.sub.N) that process respective sets of data according to instructions supplied from a global control unit (20). Each instruction is furnished simultaneously to all the PEs. One local control feature (52) entails selectively inverting certain instruction signals according to a data-dependent signal. Another local control feature (48) involves controlling the amount of a bit shift in a barrel shifter (98) according to a data-dependent signal.Type: GrantFiled: October 22, 1992Date of Patent: July 30, 1996Assignee: MasPar Computer CorporationInventors: Won S. Kim, John R. Nickolls
-
Patent number: 5450330Abstract: A router circuit for selectively connecting an input terminal of the router circuit to either a specified output terminal of the router circuit (crossbar personality) or to any of a group of output terminals of the router circuit associated with a single output channel (hyperbar personality). The router circuit is made configurable as either a crossbar switch or a hyperbar switch by dividing the router chip into sections, where each section is associated with a group of input terminals, and wherein various grant circuits within each of the sections have enable/disable input terminals connected by controllable switches to either enable/disable output terminals of grant circuits in an adjacent section (hyperbar personality) or to fixed logic levels (crossbar personality). In the crossbar configuration, for each input terminal of a section, only one grant circuit per channel is enabled.Type: GrantFiled: April 30, 1991Date of Patent: September 12, 1995Assignee: MasPar Computer CorporationInventor: John Zapisek
-
Patent number: 5345556Abstract: A router circuit for selectively connecting an input terminal of the router circuit to either a specified output terminal of the router circuit (crossbar personality) or to any of a group of output terminals of the router circuit associated with a single output channel (hyperbar personality). The router circuit is made configurable as either a crossbar switch or a hyperbar switch by dividing the router chip into sections, where each section is associated with a group of input terminals, and wherein various grant circuits within each of the sections have enable/disable input terminals connected by controllable switches to either enable/disable output terminals of grant circuits in an adjacent section (hyperbar personality) or to fixed logic levels (crossbar personality). In the crossbar configuration, for each input terminal of a section, only one grant circuit per channel is enabled.Type: GrantFiled: April 30, 1991Date of Patent: September 6, 1994Assignee: MasPar Computer CorporationInventor: John Zapisek
-
Patent number: 5313590Abstract: A network and method for interconnecting a plurality of router elements in a parallel computer. The network forms a routing system for routing data from source processing elements to destination processing elements. The input lines and output lines of each router chip are prioritized. Higher priority output lines from a given output group of a first routing element are connected to low priority input lines of a second routing element and lower priority output lines from the output group of the first rotating element are connected to higher priority input lines of the second routing element.Type: GrantFiled: January 5, 1990Date of Patent: May 17, 1994Assignee: MasPar Computer CorporationInventor: Stuart A. Taylor
-
Patent number: 5280474Abstract: A massively parallel computer system is disclosed having a global router network in which pipeline registers are spatially distributed to increase the messaging speed of the global router network. The global router network includes an expansion tap for processor to I/O messaging so that I/O messaging bandwidth matches interprocessor messaging bandwidth. A route-opening message packet includes protocol bits which are treated homogeneously with steering bits. The route-opening packet further includes redundant address bits for imparting a multiple-crossbars personality to router chips within the global router network. A structure and method for spatially supporting the processors of the massively parallel system and the global router network are also disclosed.Type: GrantFiled: January 5, 1990Date of Patent: January 18, 1994Assignee: Maspar Computer CorporationInventors: John R. Nickolls, John Zapisek, Won S. Kim, Jeffery C. Kalb, W. Thomas Blank, Eliot Wegbreit, Kevin Van Horn
-
Patent number: 5243699Abstract: A massively parallel processor includes an array of processor elements (20), of PEs, and a multi-stage router interconnection network (30), which is used both for I/O communications and for PE to PE communications. The I/O system (10) for the massively parallel processor is based on a globally shared addressable I/O RAM buffer memory (50) that has address and data buses (52) to the I/O devices (80, 82) and other address and data buses (42) which are coupled to a router I/O element array (40). The router I/O element array is in turn coupled to the router ports (e.g. S2.sub.-- 0.sub.-- X0) of the second stage (430) of the router interconnection network. The router I/O array provides the corner turn conversion between the massive array of router lines (32) and the relatively few buses (52) to the I/O devices.Type: GrantFiled: December 6, 1991Date of Patent: September 7, 1993Assignee: MasPar Computer CorporationInventors: John R. Nickolls, Won S. Kim, John Zapisek, William T. Blank