Patents Assigned to MENTIUM TECHNOLOGIES INC.
-
Patent number: 11914447Abstract: A computing methodology in digital systems for performing computationally expensive operations while lowering the required computing resources, the power consumed to accomplish the computation, and maximizing the system throughput. Intermediate computations within the operation may be analyzed and those that have low gain values are identified and may be either removed from the computation or calculated with lower precision.Type: GrantFiled: November 20, 2020Date of Patent: February 27, 2024Assignee: MENTIUM TECHNOLOGIES INC.Inventor: Farnood Merrikh Bayat
-
Publication number: 20230289103Abstract: The system may include a digital-to-analog converter configured to convert a digital signal to an analog signal. The system may include sample/hold circuits configured to receive and store the analog signal. The system may include an address controller configured to regulate which sample/hold circuits propagate the analog signal. The sample/hold circuits may be configured to feed the analog signal to devices of a memory array. The system may include an output circuit configured to program the devices by comparing currents of the devices to a target current. In response to one or more of the currents of the devices being within a threshold range, the output circuit may discontinue programming the corresponding devices. In response to one or more of the currents of the devices not being within the threshold range, the output circuit may continue programming the corresponding devices.Type: ApplicationFiled: May 11, 2023Publication date: September 14, 2023Applicant: MENTIUM TECHNOLOGIES INC.Inventors: Farnood Merrikh BAYAT, Mirko PREZIOSO
-
Patent number: 11513797Abstract: A system may include a memory array for VMM and includes a matrix of devices. The devices may be configured to receive a programming signal to program a weight to store a matrix of weights. The devices may be configured to receive a digital signal representative of a vector of input bits. The devices may generate an analog output signal by individually multiplying input bits by a corresponding weight. The system may include multiple ADCs electrically coupled to a corresponding device. Each ADC may be configured to convert a corresponding analog output signal to a digital signal based on a current level of the corresponding analog output signal. The system may include registers electrically coupled to a corresponding ADC configured to shift and store an output vector of bits of a corresponding digital output signal based on an order of the vector of input bits received by the corresponding device.Type: GrantFiled: September 12, 2019Date of Patent: November 29, 2022Assignee: MENTIUM TECHNOLOGIES INC.Inventors: Farnood Merrikh Bayat, Mirko Prezioso
-
Patent number: 11409356Abstract: A method and system for reducing power consumed in processing units when processing units are used to calculate computationally expensive linear functions on a sequence of correlated data. Processing of a new data sample may be performed to consume less power by using results obtained from the processing a previous reference data sample.Type: GrantFiled: November 20, 2020Date of Patent: August 9, 2022Assignee: MENTIUM TECHNOLOGIES INC.Inventor: Farnood Merrikh Bayat
-
Patent number: 11170839Abstract: A system for programming memory devices in an array is provided. The system may include a plurality of memory cells that are organized into an array having two or more rows of memory cells arranged horizontally and two or more columns of memory cells arranged vertically. The system may also include a current-compliance circuit that is electrically coupled to one or more memory cells in the plurality of memory cells. The current-compliance circuit may be configured to limit an amount of current supplied to the one or more memory cells during a programming phase of the one or more memory cells.Type: GrantFiled: July 17, 2020Date of Patent: November 9, 2021Assignee: MENTIUM TECHNOLOGIES INC.Inventors: Farnood Merrikh Bayat, Jaroslaw Sulima, Mirko Prezioso
-
Patent number: 11170838Abstract: A memory system having a temperature effect compensation mechanism is provided. The memory system may include a plurality of memory cells, where the memory cells are organized in an array having two or more rows of memory cells arranged horizontally and two or more columns of memory cells arranged vertically. The plurality of memory cells may have an operating temperature range. The memory system may also include a temperature-dependent biasing circuit that is configured to reduce a biasing voltage to the plurality of memory cells when the temperature of the array is at or near an upper end of the operating temperature range and increase the biasing voltage to the plurality of memory cells when the temperature of the array is at or near a lower end of the operating temperature range.Type: GrantFiled: July 17, 2020Date of Patent: November 9, 2021Assignee: MENTIUM TECHNOLOGIES INC.Inventors: Farnood Merrikh Bayat, Jaroslaw Sulima, Mirko Prezioso
-
Publication number: 20210295145Abstract: A hybrid accelerator architecture consisting of digital accelerators and in-memory computing accelerators. A processor managing the data movement may determine whether input data is more efficiently processed by the digital accelerators or the in-memory computing accelerators. Based on the determined efficiencies, input data may be distributed for processing to the accelerator determined to be more efficient.Type: ApplicationFiled: March 23, 2021Publication date: September 23, 2021Applicant: MENTIUM TECHNOLOGIES INC.Inventor: Farnood Merrikh BAYAT
-
Publication number: 20210263683Abstract: The system may include a digital-to-analog converter configured to convert a digital signal to an analog signal. The system may include sample/hold circuits configured to receive and store the analog signal. The system may include an address controller configured to regulate which sample/hold circuits propagate the analog signal. The sample/hold circuits may be configured to feed the analog signal to devices of a memory array. The system may include an output circuit configured to program the devices by comparing currents of the devices to a target current. In response to one or more of the currents of the devices being within a threshold range, the output circuit may discontinue programming the corresponding devices. In response to one or more of the currents of the devices not being within the threshold range, the output circuit may continue programming the corresponding devices.Type: ApplicationFiled: January 12, 2021Publication date: August 26, 2021Applicant: MENTIUM TECHNOLOGIES INC.Inventors: Farnood Merrikh BAYAT, Mirko PREZIOSO
-
Patent number: 11069395Abstract: Systems and methods with analog to digital converters are provided. The systems and methods may include a plurality of non-volatile memory cells that may be organized into an array. A bitline may be electrically coupled to a column of memory cells vertically arranged in the array. The bitline may be configured to sum up the current produced by the memory cells in the column. A digital-to-analog converter having an output electrically coupled to the bitline may be configured to generate a current and add it through the output to the bitline. A voltage comparator having an input that is electrically coupled to the bitline may be configured to measure a voltage on the bitline and compare it to a fixed voltage, and to stop the digital-to-analog converter from adding current to the bitline when the measured voltage exceeds the fixed voltage.Type: GrantFiled: July 17, 2020Date of Patent: July 20, 2021Assignee: MENTIUM TECHNOLOGIES INC.Inventors: Farnood Merrikh Bayat, Jaroslaw Sulima, Mirko Prezioso
-
Patent number: 11056169Abstract: A system for comparing currents is disclosed. The system may include a first current signal and a second current signal. The system may also include a subtractor that is configured to receive a plurality of current input signals and generate a single output current signal that is equal to a difference between the plurality of current input signals. The system may also include a current-to-voltage converter that is configured to receive the output current signal and convert it into an output voltage.Type: GrantFiled: July 17, 2020Date of Patent: July 6, 2021Assignee: MENTIUM TECHNOLOGIES INC.Inventors: Farnood Merrikh Bayat, Jaroslaw Sulima, Mirko Prezioso
-
Publication number: 20210150413Abstract: Operations may include obtaining input data and separating the input data into a first subset of input data and a second subset of input data, the first subset of input data including positive input data and the second subset of input data including negative input data. The operations may include performing positive computations on the first subset of input data to determine one or more first results and performing negative computations on the second subset of input data to determine one or more second results. The operations may include aggregating the one or more first results and the one or more second results to determine a solution based on the aggregating. The operations may include executing an application using a machine learning model or a deep neural network based on the determined solution.Type: ApplicationFiled: November 20, 2020Publication date: May 20, 2021Applicant: MENTIUM TECHNOLOGIES INC.Inventor: Farnood Merrikh BAYAT
-
Publication number: 20210020232Abstract: A memory system having a temperature effect compensation mechanism is provided. The memory system may include a plurality of memory cells, where the memory cells are organized in an array having two or more rows of memory cells arranged horizontally and two or more columns of memory cells arranged vertically. The plurality of memory cells may have an operating temperature range. The memory system may also include a temperature-dependent biasing circuit that is configured to reduce a biasing voltage to the plurality of memory cells when the temperature of the array is at or near an upper end of the operating temperature range and increase the biasing voltage to the plurality of memory cells when the temperature of the array is at or near a lower end of the operating temperature range.Type: ApplicationFiled: July 17, 2020Publication date: January 21, 2021Applicant: MENTIUM TECHNOLOGIES INC.Inventors: Farnood Merrikh BAYAT, Jaroslaw SULIMA, Mirko PREZIOSO
-
Publication number: 20210020209Abstract: A system for programming memory devices in an array is provided. The system may include a plurality of memory cells that are organized into an array having two or more rows of memory cells arranged horizontally and two or more columns of memory cells arranged vertically. The system may also include a current-compliance circuit that is electrically coupled to one or more memory cells in the plurality of memory cells. The current-compliance circuit may be configured to limit an amount of current supplied to the one or more memory cells during a programming phase of the one or more memory cells.Type: ApplicationFiled: July 17, 2020Publication date: January 21, 2021Applicant: MENTIUM TECHNOLOGIES INC.Inventors: Farnood Merrikh BAYAT, Jaroslaw SULIMA, Mirko PREZIOSO
-
Publication number: 20210020228Abstract: Systems and methods with analog to digital converters are provided. The systems and methods may include a plurality of non-volatile memory cells that may be organized into an array. A bitline may be electrically coupled to a column of memory cells vertically arranged in the array. The bitline may be configured to sum up the current produced by the memory cells in the column. A digital-to-analog converter having an output electrically coupled to the bitline may be configured to generate a current and add it through the output to the bitline. A voltage comparator having an input that is electrically coupled to the bitline may be configured to measure a voltage on the bitline and compare it to a fixed voltage, and to stop the digital-to-analog converter from adding current to the bitline when the measured voltage exceeds the fixed voltage.Type: ApplicationFiled: July 17, 2020Publication date: January 21, 2021Applicant: MENTIUM TECHNOLOGIES INC.Inventors: Farnood Merrikh BAYAT, Jaroslaw SULIMA, Mirko PREZIOSO
-
Publication number: 20210018541Abstract: A system for comparing currents is disclosed. The system may include a first current signal and a second current signal. The system may also include a subtractor that is configured to receive a plurality of current input signals and generate a single output current signal that is equal to a difference between the plurality of current input signals. The system may also include a current-to-voltage converter that is configured to receive the output current signal and convert it into an output voltage.Type: ApplicationFiled: July 17, 2020Publication date: January 21, 2021Applicant: MENTIUM TECHNOLOGIES INC.Inventors: Farnood Merrikh BAYAT, Jaroslaw SULIMA, Mirko PREZIOSO
-
Patent number: 10891080Abstract: The system may include a digital-to-analog converter configured to convert a digital signal to an analog signal. The system may include sample/hold circuits configured to receive and store the analog signal. The system may include an address controller configured to regulate which sample/hold circuits propagate the analog signal. The sample/hold circuits may be configured to feed the analog signal to devices of a memory array. The system may include an output circuit configured to program the devices by comparing currents of the devices to a target current. In response to one or more of the currents of the devices being within a threshold range, the output circuit may discontinue programming the corresponding devices. In response to one or more of the currents of the devices not being within the threshold range, the output circuit may continue programming the corresponding devices.Type: GrantFiled: June 4, 2019Date of Patent: January 12, 2021Assignee: MENTIUM TECHNOLOGIES INC.Inventors: Farnood Merrikh Bayat, Mirko Prezioso
-
Patent number: 10552510Abstract: Systems and methods for a vector-by-matrix multiplier (VMM) module having a three-dimensional memory matrix of nonvolatile memory devices each having a charge storage, an activation input, a signal input and an output signal in a range that is based on a stored charge and an input signal during assertion of the activation signal. The memory devices are arranged in two dimensional (XY) layers that are vertically disposed along (Z) columns. The activation inputs of each layer are connected to a same activation signal, the memory devices of rows in a first dimension (X) of each layer have signal inputs connected to different input signals and have signal outputs connected in series to a common output. The memory devices of rows in a second dimension (Y) of each layer have signal inputs connected to a set of the same inputs along the first dimension.Type: GrantFiled: January 11, 2019Date of Patent: February 4, 2020Assignee: MENTIUM TECHNOLOGIES INC.Inventors: Farnood Merrikh Bayat, Mirko Prezioso