Patents Assigned to MMAGIX Technology Limited
-
Patent number: 9715391Abstract: A cache memory apparatus includes an L1 cache memory, an L2 cache memory coupled to the L1 cache memory, an arithmetic logic unit (ALU) within the L2 cache memory, the combined ALU and L2 cache memory being configured to perform therewithin at least one of: an arithmetic operation, a logical bit mask operation; the cache memory apparatus being further configured to interact with at least one processor such that atomic memory operations bypass the L1 cache memory and go directly to the L2 cache memory.Type: GrantFiled: February 26, 2016Date of Patent: July 25, 2017Assignee: MMAGIX TECHNOLOGY LIMITEDInventor: Daniel Shane O'Sullivan
-
Patent number: 9274969Abstract: A cache memory apparatus includes an L1 cache memory, an L2 cache memory coupled to the L1 cache memory, an arithmetic logic unit (ALU) within the L2 cache memory, the combined ALU and L2 cache memory being configured to perform therewithin at least one of: an arithmetic operation, a logical bit mask operation; the cache memory apparatus being further configured to interact with at least one processor such that atomic memory operations bypass the L1 cache memory and go directly to the L2 cache memory.Type: GrantFiled: July 25, 2013Date of Patent: March 1, 2016Assignee: MMAGIX TECHNOLOGY LIMITEDInventor: Daniel Shane O'Sullivan
-
Publication number: 20130311723Abstract: A cache memory apparatus includes an L1 cache memory, an L2 cache memory coupled to the L1 cache memory, an arithmetic logic unit (ALU) within the L2 cache memory, the combined ALU and L2 cache memory being configured to perform therewithin at least one of: an arithmetic operation, a logical bit mask operation; the cache memory apparatus being further configured to interact with at least one processor such that atomic memory operations bypass the L1 cache memory and go directly to the L2 cache memory.Type: ApplicationFiled: July 25, 2013Publication date: November 21, 2013Applicant: MMAGIX TECHNOLOGY LIMITEDInventor: Daniel Shane O'SULLIVAN
-
Patent number: 8504808Abstract: A cache memory apparatus includes an L1 cache memory, an L2 cache memory coupled to the L1 cache memory, an arithmetic logic unit (ALU) within the L2 cache memory, the combined ALU and L2 cache memory being configured to perform therewithin at least one of: an arithmetic operation, a logical bit mask operation; the cache memory apparatus being further configured to interact with at least one processor such that atomic memory operations bypass the L1 cache memory and go directly to the L2 cache memory.Type: GrantFiled: May 20, 2011Date of Patent: August 6, 2013Assignee: Mmagix Technology LimitedInventor: Daniel Shane O'Sullivan
-
Publication number: 20110289276Abstract: A cache memory apparatus includes an L1 cache memory, an L2 cache memory coupled to the L1 cache memory, an arithmetic logic unit (ALU) within the L2 cache memory, the combined ALU and L2 cache memory being configured to perform therewithin at least one of: an arithmetic operation, a logical bit mask operation; the cache memory apparatus being further configured to interact with at least one processor such that atomic memory operations bypass the L1 cache memory and go directly to the L2 cache memory.Type: ApplicationFiled: May 20, 2011Publication date: November 24, 2011Applicant: MMAGIX TECHNOLOGY LIMITEDInventor: Daniel Shane O'Sullivan
-
Patent number: 7971030Abstract: An apparatus, method, and system for synchronicity independent, resource delegating, power and instruction optimizing processor is provided where instructions are delegated between various processing resources of the processor. An Integer Processing Unit (IPU) of the processor delegates complicated mathematical instructions to a Mathematical Processing Unit (MPU) of the processor. Furthermore, the processor puts underutilized processing resources to sleep thereby increasing power usage efficiency. A cache of the processor is also capable of accepting delegated operations from the IPU. As such, the cache performs various logical operations on delegated requests allowing it to lock and share memory without requiring extra processing cycles by the entire processor.Type: GrantFiled: August 6, 2003Date of Patent: June 28, 2011Assignee: MMAGIX Technology LimitedInventor: Daniel Shane O'Sullivan
-
Publication number: 20050235134Abstract: An apparatus, method, and system for synchronicity independent, resource delegating, power and instruction optimizing processor is provided where instructions are delegated between various processing resources of the processor. An Integer Processing Unit (IPU) of the processor delegates complicated mathematical instructions to a Mathematical Processing Unit (MPU) of the processor. Furthermore, the processor puts underutilized processing resources to sleep thereby increasing power usage efficiency. A cache of the processor is also capable of accepting delegated operations from the IPU. As such, the cache performs various logical operations on delegated requests allowing it to lock and share memory without requiring extra processing cycles by the entire processor.Type: ApplicationFiled: August 6, 2003Publication date: October 20, 2005Applicant: MMAGIX TECHNOLOGY LIMITEDInventor: Daniel O'Sullivan