Patents Assigned to Montana Systems Inc.
-
Patent number: 11934825Abstract: A simulation system that includes a simulation accelerator that uses parallel processing to accelerate the simulation of register transfer level codes (RTLs) while minimizing memory access latency is disclosed. The accelerator has an array of parallel computing resources. The simulation accelerator receives compiled RTLs in which the components of the design are mapped to instructions. The instructions are divided into groups, in which instructions belonging to a same group are logically independent of each other. The simulation accelerator fetches instructions and data for processing by the parallel computing resources for one group of instructions at a time.Type: GrantFiled: February 28, 2022Date of Patent: March 19, 2024Assignee: Montana Systems Inc.Inventors: Vivian Chou, Julien Lamoureux, Sherman Lee
-
Patent number: 11275582Abstract: A simulation system that includes a simulation accelerator that uses parallel processing to accelerate the simulation of register transfer level codes (RTLs) while minimizing memory access latency is disclosed. The accelerator has an array of parallel computing resources. The simulation accelerator receives compiled RTLs in which the components of the design are mapped to instructions. The instructions are divided into groups, in which instructions belonging to a same group are logically independent of each other. The simulation accelerator fetches instructions and data for processing by the parallel computing resources for one group of instructions at a time.Type: GrantFiled: September 2, 2019Date of Patent: March 15, 2022Assignee: Montana Systems Inc.Inventors: Vivian Chou, Julien Lamoureux, Sherman Lee
-
Patent number: 11023642Abstract: An event-driven simulation system is provided. The simulation system classifies events into bypass-events and perform-events. The simulation system performs simulation by executing instructions based on the perform-events and skips simulation for the bypass-events. The simulation system produces partial simulation result data based events that are actually simulated but not the events that are skipped. A post processor is provided to generate the missing simulation result data for the bypass-events and to merge the bypass-event with the partial simulation result to generate a complete simulation result.Type: GrantFiled: January 7, 2020Date of Patent: June 1, 2021Assignee: Montana Systems Inc.Inventors: Vivian Chou, Sherman Lee
-
Patent number: 10789405Abstract: An event-driven simulation system is provided. The simulation system classifies events into bypass-events and perform-events. The simulation system performs simulation by executing instructions based on the perform-events and skips simulation for the bypass-events. The simulation system produces partial simulation result data based events that are actually simulated but not the events that are skipped. A post processor is provided to generate the missing simulation result data for the bypass-events and to merge the bypass-event with the partial simulation result to generate a complete simulation result.Type: GrantFiled: March 14, 2018Date of Patent: September 29, 2020Assignee: Montana Systems Inc.Inventors: Vivian Chou, Sherman Lee
-
Patent number: 10755014Abstract: An event-driven simulation system is provided. The simulation system classifies events into bypass-events and perform-events. The simulation system performs simulation by executing instructions based on the perform-events and skips simulation for the bypass-events. The simulation system produces partial simulation result data based events that are actually simulated but not the events that are skipped. A post processor is provided to generate the missing simulation result data for the bypass-events and to merge the bypass-event with the partial simulation result to generate a complete simulation result.Type: GrantFiled: March 14, 2018Date of Patent: August 25, 2020Assignee: Montana Systems Inc.Inventors: Vivian Chou, Sherman Lee
-
Patent number: 10747930Abstract: An event-driven simulation system is provided. The simulation system includes an accelerator that executes event-driven instructions based on a testbench of a design. The accelerator uses an event table to keep track of pending input events and to identify instructions that need to be executed. The instructions are group-sorted into groups of logically independent instructions, and the simulation accelerator determines which group of instructions to fetch and execute based on which groups of instructions have pending events. The event table has an instruction event table and a group event table. Each group has one respective corresponding bit in the group event table for indicating whether the group has at least one pending event in the current time step. Each instruction of each group has a corresponding bit in the instruction event table for indicating whether the instruction has at least one pending event in the current time step.Type: GrantFiled: March 14, 2018Date of Patent: August 18, 2020Assignee: Montana Systems Inc.Inventors: Vivian Chou, Sherman Lee
-
Patent number: 10738436Abstract: Embodiments of the present foundation for wind turbine generators comprise four structural members: a relatively long central hollow pier, several arm grade beams, a continued grade beam and a continued shear key. The central hollow pier positions in the center of the foundation system, arm grade beams are arranged evenly in radial direction and extend from the pier to the continued grade beam. Continued grade beam is arranged circumferentially in outer periphery and the continued shear key is built below it. Arm grade beams have a varied section with the far end embedding into ground. The top of the continued grade beam matches the top of arm grade beams, while the continued shear key embeds deeper into ground. All structural members are constructed of cast-in-place concrete reinforced with rebars, and all connections are fixed and rigid. The present foundation uses the ground to shape and form the structural members, no formwork, backfilling and compaction is needed.Type: GrantFiled: February 15, 2019Date of Patent: August 11, 2020Assignee: Montana Systems Inc.Inventors: Dongyuan Wang, Jing Li, Ying Han
-
Patent number: 10565335Abstract: An event-driven simulation system is provided. The simulation system includes an accelerator that executes event-driven instructions based on a testbench of a design. The accelerator uses an event table to keep track of pending input events and to identify instructions that need to be executed. The instructions are group-sorted into groups of logically independent instructions, and the simulation accelerator determines which group of instructions to fetch and execute based on which groups of instructions have pending events. The event table has an instruction event table and a group event table. Each group has one respective corresponding bit in the group event table for indicating whether the group has at least one pending event in the current time step. Each instruction of each group has a corresponding bit in the instruction event table for indicating whether the instruction has at least one pending event in the current time step.Type: GrantFiled: March 14, 2018Date of Patent: February 18, 2020Assignee: Montana Systems Inc.Inventors: Vivian Chou, Sherman Lee
-
Patent number: 10503504Abstract: A simulation system that includes a simulation accelerator that uses parallel processing to accelerate the simulation of register transfer level codes (RTLs) while minimizing memory access latency is disclosed. The accelerator has an array of parallel computing resources. The simulation accelerator receives compiled RTLs in which the components of the design are mapped to instructions. The instructions are divided into groups, in which instructions belonging to a same group are logically independent of each other. The simulation accelerator fetches instructions and data for processing by the parallel computing resources for one group of instructions at a time.Type: GrantFiled: January 6, 2017Date of Patent: December 10, 2019Assignee: Montana Systems Inc.Inventors: Vivian Chou, Julien Lamoureux, Sherman Lee
-
Patent number: 10452393Abstract: A simulation system that includes a simulation accelerator that uses parallel processing to accelerate the simulation of register transfer level codes (RTLs) while minimizing memory access latency is disclosed. The accelerator has an array of parallel computing resources. The simulation accelerator receives compiled RTLs in which the components of the design are mapped to instructions. The instructions are divided into groups, in which instructions belonging to a same group are logically independent of each other. The simulation accelerator fetches instructions and data for processing by the parallel computing resources for one group of instructions at a time.Type: GrantFiled: January 6, 2017Date of Patent: October 22, 2019Assignee: Montana Systems Inc.Inventors: Vivian Chou, Julien Lamoureux, Sherman Lee
-
Patent number: 10360028Abstract: A simulation system that includes a simulation accelerator that uses parallel processing to accelerate the simulation of register transfer level codes (RTLs) while minimizing memory access latency is disclosed. The accelerator has an array of parallel computing resources. The simulation accelerator receives compiled RTLs in which the components of the design are mapped to instructions. The instructions are divided into groups, in which instructions belonging to a same group are logically independent of each other. The simulation accelerator fetches instructions and data for processing by the parallel computing resources for one group of instructions at a time.Type: GrantFiled: January 6, 2017Date of Patent: July 23, 2019Assignee: Montana Systems Inc.Inventors: Vivian Chou, Julien Lamoureux, Sherman Lee
-
Patent number: 10275245Abstract: A simulation system that includes a simulation accelerator that uses parallel processing to accelerate the simulation of register transfer level codes (RTLs) while minimizing memory access latency is disclosed. The accelerator has an array of parallel computing resources. The simulation accelerator receives compiled RTLs in which the components of the design are mapped to instructions. The instructions are divided into groups, in which instructions belonging to a same group are logically independent of each other. The simulation accelerator fetches instructions and data for processing by the parallel computing resources for one group of instructions at a time.Type: GrantFiled: January 6, 2017Date of Patent: April 30, 2019Assignee: Montana Systems Inc.Inventors: Vivian Chou, Julien Lamoureux, Sherman Lee
-
Patent number: 10275244Abstract: A simulation system that includes a simulation accelerator that uses parallel processing to accelerate the simulation of register transfer level codes (RTLs) while minimizing memory access latency is disclosed. The accelerator has an array of parallel computing resources. The simulation accelerator receives compiled RTLs in which the components of the design are mapped to instructions. The instructions are divided into groups, in which instructions belonging to a same group are logically independent of each other. The simulation accelerator fetches instructions and data for processing by the parallel computing resources for one group of instructions at a time.Type: GrantFiled: January 6, 2017Date of Patent: April 30, 2019Assignee: Montana Systems Inc.Inventors: Vivian Chou, Julien Lamoureux, Sherman Lee
-
Patent number: 10268478Abstract: A simulation system that includes a simulation accelerator that uses parallel processing to accelerate the simulation of register transfer level codes (RTLs) while minimizing memory access latency is disclosed. The accelerator has an array of parallel computing resources. The simulation accelerator receives compiled RTLs in which the components of the design are mapped to instructions. The instructions are divided into groups, in which instructions belonging to a same group are logically independent of each other. The simulation accelerator fetches instructions and data for processing by the parallel computing resources for one group of instructions at a time.Type: GrantFiled: January 6, 2017Date of Patent: April 23, 2019Assignee: Montana Systems Inc.Inventors: Vivian Chou, Julien Lamoureux, Sherman Lee
-
Patent number: 9430596Abstract: A system and method of parallel processing includes a computer system including a first processor, the first processor being a control flow type processor, a second processor, the second processor being a data flow type processor. The second processor is coupled to a second memory system, the second memory system including instructions stored therein in an order of execution and corresponding events data stored therein in the order of execution. A first one of the instructions are stored at a predefined location in the second memory system. The system also includes a run time events insertion and control unit coupled to the first processor and the second processor. The first processor, the second processor and the run time events insertion and control unit are on a common integrated circuit.Type: GrantFiled: June 12, 2012Date of Patent: August 30, 2016Assignee: Montana Systems Inc.Inventor: Asghar Bashteen