Patents Assigned to PHOENIX PIONEER TECHNOLOGY CO., LTD.
-
Publication number: 20240161957Abstract: Provided is an inductor structure and manufacturing method thereof, including forming an inductance coil in a semiconductor packaging carrier plate and disposing a patterned magnetic conductive layer in the inductance coil. Therefore, a patterned build-up wiring method is used to form a magnetic material in the carrier plate, thereby improving electrical characteristics of the inductor.Type: ApplicationFiled: October 31, 2023Publication date: May 16, 2024Applicant: PHOENIX PIONEER TECHNOLOGY CO., LTD.Inventors: Pao-Hung CHOU, Shih-Ping HSU, Chu-Chin HU
-
Publication number: 20240145155Abstract: Provided is a core structure of an inductor element. The manufacturing method thereof is to embed a magnetic conductor including at least one magnetic conductive layer in a core body and to from a plurality of apertures for passing coils around the magnetic conductor in the core body. Accordingly, the magnetic conductor is designed in the core body by using the integrated circuit carrier board manufacturing process, such that the overall size and thickness of the inductor element can be greatly reduced, thereby facilitating product miniaturization using the inductor element.Type: ApplicationFiled: October 31, 2023Publication date: May 2, 2024Applicant: PHOENIX PIONEER TECHNOLOGY CO., LTD.Inventors: Pao-Hung CHOU, Che-Wei HSU, Shih-Ping HSU
-
Publication number: 20240136728Abstract: An antenna module is provided, in which an antenna supporting substrate having a step-shaped hollow cavity is disposed on a circuit structure having an antenna part, so that the antenna part is exposed from the step-shaped hollow cavity, and an antenna structure is arranged on the steps of the step-shaped hollow cavity to cover the antenna part and is electromagnetically coupled with the antenna part, and there is no barrier but an air medium between the antenna structure and the antenna part.Type: ApplicationFiled: September 4, 2023Publication date: April 25, 2024Applicant: PHOENIX PIONEER TECHNOLOGY CO., LTD.Inventors: Pao-Hung CHOU, Shih-Ping HSU
-
Publication number: 20240096838Abstract: A component-embedded packaging structure is provided, in which a plurality of metal layers are formed on an inactive surface of a semiconductor chip so as to serve as a buffer portion, and the semiconductor chip is disposed on a carrying portion with the buffer portion via an adhesive. Then, the semiconductor chip is encapsulated by an insulating layer, and a build-up circuit structure is formed on the insulating layer and electrically connected to the semiconductor chip. Therefore, the buffer portion can prevent delamination from occurring between the semiconductor chip and the adhesive on the carrying portion if the semiconductor chip has a CTE (Coefficient of Thermal Expansion) less than a CTE of the adhesive.Type: ApplicationFiled: September 18, 2023Publication date: March 21, 2024Applicant: PHOENIX PIONEER TECHNOLOGY CO., LTD.Inventors: Chu-Chin HU, Shih-Ping HSU, Chih-Kuai YANG
-
Publication number: 20240055274Abstract: A semiconductor package carrier board structure includes a plurality of carrier board bodies and a plurality of supporting bumps. The carrier board body includes a build-up circuit structure and a plurality of conductive blocks bonded to the build-up circuit structure. Adjacent ones of the carrier board bodies are connected to each other with their corresponding conductive blocks. An area formed by the adjacent conductive blocks defines a cutting path. An opening is formed on a surface of each of the conductive blocks at the cutting path. The supporting bumps are erected between the adjacent openings. As such, each of the supporting bumps corresponds to a position overlapping the cutting path to provide the support function of the semiconductor package carrier board structure when performing the semiconductor packaging operation. After performing the singulation operation, the supporting bumps can be completely removed and one side of the openings can be exposed.Type: ApplicationFiled: August 15, 2023Publication date: February 15, 2024Applicant: PHOENIX PIONEER TECHNOLOGY CO., LTD.Inventors: Pao-Hung CHOU, Ming-Yeh CHANG
-
Patent number: 11798909Abstract: The present invention provides a semiconductor package structure including a first dielectric layer, an integrated chip, a second power chip, a first patterned conductive layer, a second patterned conductive layer, a first conductive adhesive part, a second conductive adhesive part, a plurality of first conductive connecting elements and a plurality of second conductive connecting elements, and including a build-up circuit structure below, wherein the integrated chip includes a control chip and a first power chip. By means of integrating the control chip and the first power chip into a single chip, volume of semiconductor package structure can be further reduced. In addition, a manufacturing method of a semiconductor package structure is also provided.Type: GrantFiled: July 27, 2021Date of Patent: October 24, 2023Assignee: PHOENIX PIONEER TECHNOLOGY CO., LTD.Inventor: Che-Wei Hsu
-
Patent number: 11791281Abstract: A package substrate and method of manufacturing a package substrate and a semiconductor device package are provided. The package substrate includes a circuit layer, a molding layer and a sacrificial layer. The circuit layer includes conductive traces and conductive pads. The molding layer has an upper surface and a lower surface opposite to the upper surface, wherein the molding layer partially covers the conductive traces and the conductive pads, and first surfaces of the conductive traces and first surfaces of the conductive pads are exposed from the upper surface of the molding layer. The sacrificial layer covers the lower surface of the molding layer, second surfaces of the conductive pads.Type: GrantFiled: March 19, 2020Date of Patent: October 17, 2023Assignees: ADVANCED SEMICONDUCTOR ENGINEERING, INC., PHOENIX PIONEER TECHNOLOGY CO., LTD.Inventors: You-Lung Yen, Pao-Hung Chou, Chun-Hsien Yu
-
Patent number: 11757426Abstract: A surface acoustic wave (SAW) filter package structure includes a dielectric substrate having a dielectric layer, a first patterned conductive layer, a second patterned conductive layer, and a conductive connection layer. The conductive connection layer is electrically connected between the first patterned conductive layer and the second patterned conductive layer, which are disposed at opposite sides of the dielectric layer. The second patterned conductive layer has a finger electrode portion. An active surface of a chip is faced toward the finger electrode portion. A polymer sealing frame is disposed between the chip and the dielectric substrate and surrounds the periphery of the chip to form a chamber together with the chip and the dielectric substrate. The mold sealing layer is disposed on the dielectric substrate and covers the chip and the polymer sealing frame. A manufacturing method of the SAW filter package structure is also disclosed.Type: GrantFiled: June 6, 2022Date of Patent: September 12, 2023Assignee: PHOENIX PIONEER TECHNOLOGY CO., LTD.Inventors: Shih-Ping Hsu, Che-Wei Hsu
-
Patent number: 11749612Abstract: A semiconductor package device includes a flexible carrier, a first chip, a second chip, a first molding layer, a first adhesive layer and a second molding layer. The flexible carrier has a flexible layer and a rigid layer. The flexible layer has a patterned build-up circuit. The rigid layer is connected to a portion surface of the flexible layer. The position that the flexible layer connected to the rigid layer is formed a first carrying part and a second carrying part. The region of the flexible layer between the first carrying part and the second carrying part without the rigid layer is formed as a first flexible part. The first chip is connected to the first carrying part by flip-chip manner and the second chip is connected to the second carrying part by flip-chip manner. The first molding layer covers the first chip and the second molding layer covers the second chip. The first adhesive layer is connected between the first molding layer and the second carrying part.Type: GrantFiled: November 29, 2021Date of Patent: September 5, 2023Assignee: PHOENIX PIONEER TECHNOLOGY CO., LTD.Inventors: Chun-Hsien Yu, Shih-Ping Hsu, Hsien-Ming Tsai
-
Patent number: 11749619Abstract: A package substrate and method of manufacturing a package substrate and a semiconductor device package are provided. The package substrate includes a circuit layer, a molding layer and a sacrificial layer. The circuit layer includes conductive traces and conductive pads. The molding layer has an upper surface and a lower surface opposite to the upper surface, wherein the molding layer partially covers the conductive traces and the conductive pads, and first surfaces of the conductive traces and first surfaces of the conductive pads are exposed from the upper surface of the molding layer. The sacrificial layer covers the lower surface of the molding layer, second surfaces of the conductive pads.Type: GrantFiled: March 19, 2020Date of Patent: September 5, 2023Assignees: ADVANCED SEMICONDUCTOR ENGINEERING, INC., PHOENIX PIONEER TECHNOLOGY CO., LTD.Inventors: You-Lung Yen, Pao-Hung Chou, Chun-Hsien Yu
-
Patent number: 11658104Abstract: An intermediate substrate is provided with a plurality of conductive posts and support members arranged at opposite sides of a coreless circuit structure and insulating layers encapsulating the conductive posts and the support members. Through the arrangement of the support members and the insulating layers, the intermediate substrate can meet the rigidity requirement so as to effectively resist warping and achieve an application of fine-pitch circuits.Type: GrantFiled: February 24, 2022Date of Patent: May 23, 2023Assignee: PHOENIX PIONEER TECHNOLOGY CO., LTD.Inventors: Shih-Ping Hsu, Chu-Chin Hu, Pao-Hung Chou
-
Patent number: 11646331Abstract: This disclosure provides a package substrate including: a first dielectric layer formed of a first molding compound; a first conductive wire and a first conductive channel disposed in the first dielectric layer; a second dielectric layer formed of a second molding compound; a second conductive wire and a second conductive channel disposed in the second dielectric layer; a third dielectric layer formed of a third molding compound; a third conductive wire and a third conductive channel disposed in the third dielectric layer; a fourth dielectric layer formed of a fourth molding compound; a fourth conductive wire, a fourth conductive channel and a circuit device disposed in the fourth dielectric layer; wherein, a first empty region, a second empty region, a third empty region and a fourth empty region are formed in the first, second, third and fourth dielectric layers, respectively, and the empty regions are vertically overlapped.Type: GrantFiled: May 27, 2020Date of Patent: May 9, 2023Assignee: PHOENIX PIONEER TECHNOLOGY CO., LTD.Inventors: Chun-Hsien Yu, Hsien-Ming Tsai
-
Patent number: 11605237Abstract: A smart card fingerprint identification module packaging structure includes a first insulating layer, an insulating protective layer, a shielding layer, a second insulating layer, a fingerprint sensing area and bump pads. A first patterned circuit layer is embedded in the first insulating layer, and part of this layer serves as a first sensing circuit. A second patterned circuit layer is disposed on the second surface of the first insulating layer, and part of this layer serves as a second sensing circuit. A patterned metal layer is disposed on the second insulating layer and covers the outer surface of the second insulating layer as a shielding layer. The shielding layer corresponding to the first and the second sensing circuits is hollowed out to serve as a fingerprint sensing area. The longitudinal projections of the first sensing circuit and the second sensing circuit are staggered from each other without overlapping.Type: GrantFiled: August 12, 2022Date of Patent: March 14, 2023Assignee: PHOENIX PIONEER TECHNOLOGY CO., LTD.Inventor: Che-Wei Hsu
-
Patent number: 11552014Abstract: A semiconductor package structure includes a chip, a conductive pillar, a dielectric layer, a first patterned conductive layer and a second patterned conductive layer. The chip has a first side with at least a first metal electrode pad and a second side with at least a second metal electrode pad. The conductive pillar, which has a first end and a second end, is disposed adjacent to the chip. The axis direction of the conductive pillar is parallel to the height direction of the chip. The dielectric layer covers the chip and the conductive pillar and exposes the first and second metal electrode pads of the chip and the first and second ends of the conductive pillar. The first patterned conductive layer is disposed on a second surface of the dielectric layer and electrically connected between the second metal electrode pad and the second end of the conductive pillar.Type: GrantFiled: November 7, 2019Date of Patent: January 10, 2023Assignee: PHOENIX PIONEER TECHNOLOGY CO., LTD.Inventors: Che-Wei Hsu, Shih-Ping Hsu, Chao-Tsung Tseng
-
Patent number: 11508673Abstract: A semiconductor packaging substrate is provided and includes: an insulating layer, a thinned circuit structure formed of circuit layers and conductive posts stacked on one another embedding in the insulating layer, and a supporting structure formed on the insulating layer and having at least one through hole exposing the conductive posts. As such, before a subsequent packaging operation, the packaging substrate can be electrically tested and screened so as to prevent a defective packaging substrate from being misused in the subsequent packaging operation and hence avoid the loss of normal electronic elements. A method for fabricating a semiconductor packaging substrate and a packaging process using the semiconductor packaging substrate are also provided.Type: GrantFiled: March 16, 2021Date of Patent: November 22, 2022Assignee: PHOENIX PIONEER TECHNOLOGY CO., LTD.Inventors: Pao-Hung Chou, Chun-Hsien Yu
-
Patent number: 11495379Abstract: A manufacturing method of an integrated driving module with energy conversion function includes providing a carrier board and forming an integrated electromagnetic induction component layer having a first dielectric layer, a plurality of conductive coil layers and a plurality of conductive connecting components on a surface of the carrier board. A patterned conductive circuit layer is formed on the integrated electromagnetic induction component layer, and electrically connecting to each other through the conductive connecting components. An embedded electrical component is patterned on the patterned conductive circuit layer. A conductive component is disposed on the patterned conductive circuit layer. Thereafter, the method forms a second dielectric layer to cover the embedded electrical component and the conductive component and removes the carrier board to form a plurality of integrated driving modules.Type: GrantFiled: May 20, 2020Date of Patent: November 8, 2022Assignee: PHOENIX PIONEER TECHNOLOGY CO., LTD.Inventors: Wen-Hung Hu, Tsung-Yueh Chen
-
Patent number: 11488911Abstract: A flip-chip package substrate is provided. A strengthening structure is provided on one side of a circuit structure to increase the rigidity of the flip-chip package substrate. When the flip-chip package substrate is used in large-scale packaging, the flip-chip package substrate can have good rigidity, so that the electronic package can be prevented from warping.Type: GrantFiled: July 31, 2018Date of Patent: November 1, 2022Assignee: PHOENIX PIONEER TECHNOLOGY CO., LTD.Inventors: Chu-Chin Hu, Shih-Ping Hsu
-
Patent number: 11476204Abstract: A flip-chip packaging substrate and a method for fabricating the same are disclosed. The method includes stacking a plurality of insulating layers having conductive posts in a manner that the conductive posts are stacked on and in contact with one another. The insulating layers and the conductive posts serve as a core layer structure of the flip-chip packaging substrate. As such, the conductive posts having small-sized end surfaces can be fabricated according to the practical need. Therefore, when the thickness of the core layer structure is increased, the present disclosure not only increases the rigidity of the flip-chip packaging substrate so as to avoid warping, but also ensures the design flexibility of the small-sized end surfaces of the conductive posts, allowing high-density electrical connection points and fine-pitch and high-density circuit layers to be fabricated on the core layer structure.Type: GrantFiled: May 7, 2019Date of Patent: October 18, 2022Assignee: PHOENIX PIONEER TECHNOLOGY CO., LTD.Inventors: Pao-Hung Chou, Chun-Hsien Yu, Shih-Ping Hsu, Tung-Yao Kuo
-
Patent number: 11450597Abstract: A semiconductor package substrate, a method for fabricating the same, and an electronic package having the same are provided. The method includes: providing a circuit structure having a first solder pad and a second solder pad; forming on the circuit structure a metal sheet having a first hole, from which the first solder pad is exposed, and a second hole, from which the second solder pad is exposed; and forming an insulation layer on the metal sheet and a hole wall of the second hole. A first conductive element that is to be grounded is disposed in the first hole and is in contact with the metal sheet and the first solder pad. Therefore, heat generated in a signal transmission process is dissipated by the metal sheet and the first conductive element.Type: GrantFiled: June 10, 2020Date of Patent: September 20, 2022Assignee: PHOENIX PIONEER TECHNOLOGY CO., LTD.Inventors: Pao-Hung Chou, Chun-Hsien Yu, Shih-Ping Hsu
-
Patent number: 11417581Abstract: A semiconductor package is provided and includes: an insulative layer having opposing first and second surfaces; a wiring layer embedded in the insulative layer and having a first side that is exposed from the first surface of the insulative layer and a second side opposing the first side and attached to the second surface of the insulative layer; at least one electronic component mounted on the second side of the wiring layer and electrically connected to the wiring layer; and an encapsulating layer formed on the second side of the wiring layer and the second surface of the insulative layer and encapsulating the electronic component. Therefore, the single wiring layer is allowed to be connected to the electronic component on one side and connected to solder balls on the other side thereof to shorten the signal transmission path.Type: GrantFiled: June 5, 2018Date of Patent: August 16, 2022Assignee: PHOENIX PIONEER TECHNOLOGY CO., LTD.Inventors: Shih-Ping Hsu, Chin-Wen Liu, Tang-I Wu, Shu-Wei Hu