Abstract: A method and system for decoding information read from a non-volatile memory uses a two stage decoding algorithm, where the first stage is a high-speed, low precision decoder and the second stage is a low-speed, high precision decoder. Most of the time only the first stage of the decoder is used, which lowers the average power consumption of the decoding process.
Type:
Grant
Filed:
November 8, 2012
Date of Patent:
March 22, 2016
Assignee:
Proton Digital Systems, Inc.
Inventors:
Borja Peleato-Inarrea, Andrei Vityaev, Nenad Miladinovic
Abstract: The proposed method presents a novel error correction scheme utilizing LDPC codes that provides desired error floor performance. The error floor performance is achieved through combination of the two design parameters of the method. Encoding a block of user data of length S*K bits includes (A) dividing the block into S sub-blocks of equal length, each sub-block having K bits; (B) encoding each of the sub-blocks using a first Error-Correcting-Code; (C) computing bit-wise XOR of all the sub-blocks, thereby generating a new sub-block of K bits; and (D) encoding the new sub-block using a second Error-Correcting-Code.
Abstract: Method for encoding information in a flash memory block which combines an independent encoding of each page with a block-level code across multiple pages. The method includes two independent error correction codes, one in horizontal direction and one in vertical direction, with horizontal direction error correction decoding; and vertical direction erasure correction decoding.
Type:
Grant
Filed:
July 23, 2012
Date of Patent:
October 7, 2014
Assignee:
Proton Digital Systems, Inc.
Inventors:
Borja Manuel Peleato-Inarrea, Andrei Eugenievich Vityaev, Nenad Miladinovic