Patents Assigned to Qimonda Flash GmbH
-
Patent number: 7813169Abstract: Disclosed embodiments relate to integrated circuits, a method to operate an integrated circuit, and a method to determine an electrical erase sequence. More particularly, the application relates to devices having at least two memory cells and methods relating to its operation.Type: GrantFiled: January 18, 2008Date of Patent: October 12, 2010Assignee: Qimonda Flash GmbHInventors: Andreas Kux, Detlev Richter
-
Patent number: 7808833Abstract: Embodiments of the present invention relate to a method to operate an integrated circuit that includes a memory. The memory encompasses a first and a second threshold level. The invention further relates to integrated circuits including a memory with a first and a second threshold level and a method to determine an operating point of an integrated circuit.Type: GrantFiled: January 28, 2008Date of Patent: October 5, 2010Assignee: Qimonda Flash GmbHInventor: Andreas Kux
-
Patent number: 7714377Abstract: Embodiments of the invention relate to integrated circuits having a memory cell arrangement and methods of manufacturing thereof. In one embodiment of the invention, an integrated circuit has a memory cell arrangement which includes a fin structure extending in its longitudinal direction as a first direction, including a first insulating layer, a first active region disposed above the first insulating layer, a second insulating layer disposed above the first active region, a second active region disposed above the second insulating layer, a charge storage layer structure disposed at least next to at least one sidewall of the fin structure covering at least a portion of the first active region and at least a portion of the second active region, and a control gate disposed next to the charge storage layer structure.Type: GrantFiled: April 19, 2007Date of Patent: May 11, 2010Assignees: Qimonda AG, Qimonda Flash GmbHInventors: Michael Specht, Nicolas Nagel, Franz Hofmann, Thomas Mikolajick
-
Patent number: 7649779Abstract: Embodiments of the present invention relate generally to integrated circuits, methods for manufacturing an integrated circuit, memory modules, and computing systems.Type: GrantFiled: May 15, 2007Date of Patent: January 19, 2010Assignees: Qimonda AG, Qimonda Flash GmbHInventors: Eike Ruttkowski, Detlev Richter, Michael Specht, Joseph Willer, Dirk Manger, Kenny Oisin, Steffen Meyer, Klaus Knobloch, Holger Moeller, Doris Keitel Schulz, Jan Gutsche, Gert Koebernik, Christoph Friederich
-
Patent number: 7646647Abstract: An electronic circuit arrangement includes at least one memory element in which at least two electrical quantities can be stored. A switching unit is electrically connected to the memory element and has at least one first circuit path and a second circuit path. A storage unit has a first partial storage unit and a second partial storage unit. Each partial storage unit is set up for storing at least one electrical quantity. The switching unit is set up in such a way that it can sequentially pass a first one of the at least two electrical quantities along the first circuit path to the first partial storage unit and a second one of the at least two electrical quantities along the second circuit path to the second partial storage unit.Type: GrantFiled: October 4, 2006Date of Patent: January 12, 2010Assignees: Qimonda AG, Qimonda Flash GmbH & Co. KGInventors: Thomas Kern, Thomas Mikolajick, Jan-Malte Schley
-
Patent number: 7636258Abstract: In accordance with embodiments of the invention, there are provided integrated circuits, memory controller, a method for determining a level for programming or erasing a memory segment, and a method for determining a wear level score for a memory segment. In an embodiment of the invention, a method for determining a level for programming or erasing a memory segment is provided, wherein a first level for programming or erasing a memory segment is determined as a function of an initial program/erase level. Furthermore, a first updated level is determined for a subsequent program/erase operation of the memory segment and a second level for programming or erasing the memory segment subsequent to programming or erasing the memory segment is determined using the first level, wherein the second level is determined as a function of the first updated level.Type: GrantFiled: December 12, 2007Date of Patent: December 22, 2009Assignee: Qimonda Flash GmbHInventors: Andreas Kux, Detlev Richter, Gert Koebernick, Juergen Engelhardt, Sudhindra Prasad
-
Patent number: 7616492Abstract: An electronic circuit arrangement includes a storage unit set up for storing at least two analog electrical quantities. A first evaluation circuit is coupled to the storage unit and is set up in such a way that it assesses the at least two analog electrical quantities and provides a first assessment result. A second evaluation circuit is coupled to the storage unit and is set up in such a way that it assesses at least one of the at least two analog electrical quantities with a predetermined threshold value and provides a second assessment result.Type: GrantFiled: October 4, 2006Date of Patent: November 10, 2009Assignees: Qimonda AG, Qimonda Flash GmbH & Co. KGInventors: Thomas Kern, Thomas Mikolajick, Jan-Malte Schley
-
Publication number: 20090273017Abstract: A method for forming trenches on a surface of a semiconductor substrate is described. The method may include: etching a first plurality of trenches into the surface of the semiconductor substrate; filling the first plurality of trenches with at least one material; and etching a second plurality of trenches into every second trench of the first plurality of trenches. Furthermore, a method for forming floating-gate electrodes on a semiconductor substrate and an integrated circuit is described.Type: ApplicationFiled: April 30, 2008Publication date: November 5, 2009Applicant: QIMONDA FLASH GMBHInventors: Josef Willer, Michael Specht, Christoph Friederich, Doris Keitel-Schulz
-
Publication number: 20090261397Abstract: An integrated circuit is described. The integrated circuit may comprise a multitude of floating-gate electrodes, wherein at least one of the floating-gate electrodes has a lower width and an upper width, the lower width being larger than the upper width, and wherein the at least one of the floating-gate electrodes comprises a transition metal. A corresponding manufacturing method for an integrated circuit is also described.Type: ApplicationFiled: April 17, 2008Publication date: October 22, 2009Applicants: QIMONDA FLASH GMBH, QIMONDA AGInventors: Josef Willer, Franz Hofmann, Michael Specht, Christoph Friederich, Doris Keitel-Schulz, Lars Bach, Thomas Melde
-
Patent number: 7602649Abstract: In an embodiment of the invention, a method of operating an integrated circuit for reading the logical state of a selected one of a plurality of memory cells included within a memory cell string in the integrated circuit is provided.Type: GrantFiled: September 4, 2007Date of Patent: October 13, 2009Assignees: Qimonda AG, Qimonda Flash GmbHInventors: Josef Willer, Detlev Richter
-
Patent number: 7583532Abstract: A method for leveling bit errors in a charge-trapping memory device is included. The memory device has a first and a second sector of memory cells. The first sector is validated by counting a number of bit failures occurring in memory cells of the first sector, the bit failures caused by accessing memory cells of the second sector. Data stored in the first sector is backed up if the validating indicates a likelihood of a forthcoming failure in the first sector.Type: GrantFiled: February 22, 2008Date of Patent: September 1, 2009Assignee: Qimonda Flash GmbHInventor: Tholasampatti Subramanian Sudhindra Prasad
-
Publication number: 20090196110Abstract: An integrated circuit and a method for transferring data is provided. One embodiment provides a method for transferring data in an integrated circuit. The method includes driving a first line in accordance with data to be transferred. The data is transmitted from the first line to a second line based on a capacitive coupling.Type: ApplicationFiled: January 31, 2008Publication date: August 6, 2009Applicant: QIMONDA FLASH GMBHInventors: Konrad Seidel, Reinhard Ronneberger, Mario Wallisch
-
Patent number: 7554856Abstract: A method of reading memory includes sensing a plurality of memory cells simultaneously and providing a data signal corresponding to one of a plurality of programming states. The plurality of programming states include a number of programming states equal to twice a number of memory cells in the plurality of memory cells. The data signal is processed, providing binary data representative of the data signal. The binary data includes a number of information bits equal to the number of memory cells.Type: GrantFiled: October 6, 2006Date of Patent: June 30, 2009Assignee: Qimonda Flash GmbH & Co. KGInventors: Giacomo Curatolo, Rico Srowik
-
Publication number: 20090072274Abstract: An integrated circuit including a first gate stack and a second gate stack and a method of manufacturing is disclosed. One embodiment provides non-volatile memory cells including a first gate stack and a gate dielectric on a first surface section of a main surface of a semiconductor substrate, and a second gate stack including a memory layer stack on a second surface section. A first pattern is transferred into the first gate stack and a second pattern into the second gate stack.Type: ApplicationFiled: September 14, 2007Publication date: March 19, 2009Applicants: QIMONDA AG, QIMONDA FLASH GMBHInventors: Roman Knoefler, Michael Specht, Josef Willer
-
Patent number: 7489563Abstract: A memory device is provided including memory cells that are capable of switching between at least two states, where the threshold of a sense signal for detecting the current state depends on a data content of the memory cell. Parallel to a user data block, a primary control word including a predetermined number of bits of a first state is stored in a check section of the cell array. The check section is read by applying sense signals of different amplitudes, where in each case a secondary control word is obtained. By checking in each secondary control word the number of bits of the first state, the margins of the current sense signal amplitude towards the sense window limits may be checked and the sense signal amplitude may be adapted permanently to a sense window drift, so as to enhance the reliability of the memory device.Type: GrantFiled: January 30, 2007Date of Patent: February 10, 2009Assignee: Qimonda Flash GmbH & Co. KGInventors: Detlev Richter, Mirko Reissmann, Volker Zipprich-Rasch, Gert Köbernik, Uwe Augustin, Konrad Seidel, Andreas Kux, Hans Heitzer, Daniel-André Löhr, Sören Irmer
-
Patent number: 7457144Abstract: A memory device comprises a plurality of first and second non-volatile memory cells arranged as an array. Each memory cell stores information. The memory device further comprises an access unit coupled to the array. The access unit stores information in the plurality of first and second non-volatile memory cells. The memory device further comprises a verifying unit coupled to the array. The verifying unit verifies the information stored in a group of the first and second memory cells by verifying only a subset of the group. The subset comprises at least one of the second memory cells.Type: GrantFiled: July 19, 2006Date of Patent: November 25, 2008Assignee: Qimonda Flash GmbH & Co. KGInventors: Andreas Kux, Detlev Richter
-
Publication number: 20080195903Abstract: A memory device including a cell array is disclosed. One embodiment includes a plurality of memory cells, wherein each memory cell is capable of showing at least two distinguishable states, a programmable read voltage source adapted to supply an alterable read voltage and a test control unit. The test control unit includes a voltage control unit that is capable of controlling the read voltage source, a counter unit that is capable of counting the memory cells exhibiting a predetermined state and an analysis unit that is capable of rating a currently determined number of memory cells exhibiting a predetermined state.Type: ApplicationFiled: February 14, 2007Publication date: August 14, 2008Applicant: QIMONDA FLASH GMBH & CO. KGInventor: Volker Zipprich-Rasch
-
Publication number: 20080181012Abstract: A memory device is provided including memory cells that are capable of switching between at least two states, where the threshold of a sense signal for detecting the current state depends on a data content of the memory cell. Parallel to a user data block, a primary control word including a predetermined number of bits of a first state is stored in a check section of the cell array. The check section is read by applying sense signals of different amplitudes, where in each case a secondary control word is obtained. By checking in each secondary control word the number of bits of the first state, the margins of the current sense signal amplitude towards the sense window limits may be checked and the sense signal amplitude may be adapted permanently to a sense window drift, so as to enhance the reliability of the memory device.Type: ApplicationFiled: January 30, 2007Publication date: July 31, 2008Applicant: QIMONDA FLASH GMBH & CO. KGInventors: Detlev Richter, Mirko Reissmann, Volker Zipprich-Rasch, Gert Kobernik, Uwe Augustin, Konrad Seidel, Andreas Kux, Hans Heitzer, Daniel-Andre Lohr, Soren Irmer
-
Patent number: 7349254Abstract: A charge-trapping memory device includes an array of non-volatile memory cells. The array has at least a first sector and a second sector. Each sector includes a multiplicity of memory cells. Each memory cell is adapted to trap an amount of charge indicative of a programming state. A control circuit is operationally connected to the array and is adapted to access a memory cell of the array by means of storing charge in or removing charge from the memory cell. A disturb detection circuit is operationally connected to the array or the control circuit and is adapted to detect a disturbance level of the first sector based on a disturbance caused by accessing at least one memory cell of the second sector. A disturb leveling circuit is operationally connected to the array and the disturb detection circuit and is adapted to backup the programming state of memory cells of the first sector if the detected disturbance level exceeds a predefined threshold.Type: GrantFiled: May 31, 2006Date of Patent: March 25, 2008Assignee: Qimonda Flash GmbH & Co. KGInventor: Tholasampatti Subramanian Sudhindra Prasad
-
Patent number: RE40532Abstract: Memory cell transistors with back-channel isolation are produced without using an SOI substrate. With the word line stack acting as a mask, the semiconductor material is etched on both sides of the world line, first anisotropically and then isotropically to widen the etch hole and form an undercut beneath the gate electrode and at a distance from the ONO storage layer forming the gate dielectric. The undercut is filled, whereby a buried oxide layer of at least 20 nm maximum thickness is formed underneath the channel region. The latter is p-doped at a density of at least 1017 cm?3.Type: GrantFiled: January 11, 2005Date of Patent: October 7, 2008Assignee: Qimonda Flash GmbHInventors: Josef Willer, Franz Hofmann, Armin Kohlhase, Christoph Ludwig