Abstract: Systems and methods are described for a load/store micropacket handling system. A method includes interconnecting a compute node with a shared memory node; translating a processor instruction into an interconnect command; transforming the interconnect command into a direct memory access interconnect command; transmitting the direct memory access interconnect command via a link medium; and performing an operation defined by the direct memory access interconnect command. An apparatus includes a computer network, including: a compute node, having: a compute node interconnect interface unit; and a compute node interconnect adapter; a link medium, coupled to the compute node; and a shared memory node, coupled to the link medium, having: a shared memory node interconnect interface unit; and a shared memory node interconnect adapter.
Abstract: A memory alias adapter, coupled to a processor's memory bus, monitors processor memory accesses. Whenever a memory access corresponds to shared memory, rather than memory local to the processor, the adapter constructs a memory request message, and transmits the message over a network link to a shared memory unit. The shared memory unit performs the shared memory access and issues a response message over the network link. The memory alias adapter accepts the response message, and completes processor's memory access on the memory bus. As a result, it is transparent to the processor whether its memory access is to the local memory or to the shared memory.
Type:
Grant
Filed:
May 10, 2001
Date of Patent:
February 11, 2003
Assignee:
Times N Systems, Inc.
Inventors:
Theodore G. Scardamalia, Lynn Parker West
Abstract: A memory alias adapter, coupled to a processors memory bus, monitors processor memory accesses. Whenever a memory access corresponds to shared memory, rather than memory local to the processor, the adapter constructs a memory request message, and transmits the message over a network link to a shared memory unit. The shared memory unit performs the shared memory access and issues a response message over the network link. The memory alias adapter accepts the response message, and completes processor's memory access on the memory bus.
Type:
Grant
Filed:
May 15, 2001
Date of Patent:
October 15, 2002
Assignee:
Times N Systems, Inc.
Inventors:
Theodore G. Scardamalia, Lynn Parker West
Abstract: A memory alias adapter, coupled to a processor's memory bus, monitors processor memory accesses. Whenever a memory access corresponds to shared memory, rather than memory local to the processor, the adapter constructs a memory request message, and transmits the message over a network link to a shared memory unit. The shared memory unit performs the shared memory access and issues a response message over the network link. The memory alias adapter accepts the response message, and completes processor's memory access on the memory bus.
Type:
Application
Filed:
May 15, 2001
Publication date:
March 14, 2002
Applicant:
TIMES N SYSTEMS, INC.
Inventors:
Theodore G. Scardamalia, Lynn Parker West
Abstract: A memory alias adapter, coupled to a processor's memory bus, monitors processor memory accesses. Whenever a memory access corresponds to shared memory, rather than memory local to the processor, the adapter constructs a memory request message, and transmits the message over a network link to a shared memory unit. The shared memory unit performs the shared memory access and issues a response message over the network link. The memory alias adapter accepts the response message, and completes processor's memory access on the memory bus.
Type:
Application
Filed:
May 10, 2001
Publication date:
February 28, 2002
Applicant:
TIMES N SYSTEMS, INC.
Inventors:
Theodore G. Scardamalia, Lynn Parker West
Abstract: A memory alias adapter, coupled to a processor's memory bus, monitors processor memory accesses. Whenever a memory access corresponds to shared memory, rather than memory local to the processor, the adapter constructs a memory request message, and transmits the message over a network link to a shared memory unit. The shared memory unit performs the shared memory access and issues a response message over the network link. The memory alias adapter accepts the response message, and completes processor's memory access on the memory bus. As a result, it is transparent to the processor whether its memory access is to the local memory or to the shared memory.
Type:
Grant
Filed:
March 19, 1999
Date of Patent:
September 25, 2001
Assignee:
Times N Systems, Inc.
Inventors:
Theodore G. Scardamalia, Lynn Parker West