Patents Assigned to Unimicron Technology Corporation
-
Publication number: 20130252380Abstract: A method for fabricating a packaging structure having an embedded semiconductor element includes: providing a substrate having opposite first and second surfaces and at least an opening penetrating the first and second surfaces; forming a first metallic frame around the periphery of the opening on the first surface; forming at least an opening inside the first metallic frame by laser ablation; disposing a semiconductor chip in the opening; forming a first dielectric layer on the first and second surfaces and the chip; forming a first wiring layer on the first dielectric layer of the first surface; and forming a first built-up structure on the first dielectric layer and the first wiring layer of the first surface. A shape of the opening is precisely controlled through the first metallic frame around the periphery of the predefined opening region, thereby allowing the chip to be precisely embedded in the substrate.Type: ApplicationFiled: May 23, 2013Publication date: September 26, 2013Applicant: UNIMICRON TECHNOLOGY CORPORATIONInventor: Kan-Jung Chia
-
Publication number: 20130249083Abstract: A packaging substrate is provided, wherein a plurality of conductive posts together with a conductive bonding layer formed thereon form a plurality of external connection structures with the same height, thereby preventing tilted stack structures and poor coplanarity in a subsequent stacking process.Type: ApplicationFiled: January 30, 2013Publication date: September 26, 2013Applicant: UNIMICRON TECHNOLOGY CORPORATIONInventors: Dyi-Chung Hu, Ying-Chih Chan, Chun-Ting Lin
-
Patent number: 8531021Abstract: A package stack device includes a first package structure having a plurality of first metal posts and a first electronic element disposed on a surface thereof, a second package structure having a plurality of second metal posts and a second electronic element disposed on opposite surfaces thereof, and an encapsulant formed between the first and second package structures for encapsulating the first electronic element. By connecting the first and second metal posts, the second package structure is stacked on the first package structure with the support of the metal posts and the encapsulant filling the gap therebetween so as to prevent warpage of the substrate.Type: GrantFiled: June 15, 2011Date of Patent: September 10, 2013Assignee: Unimicron Technology CorporationInventors: Chu-Chin Hu, Shih-Ping Hsu, Yi-Ju Chen
-
Publication number: 20130230947Abstract: A package structure having an embedded semiconductor component, includes: a chip having an active surface with electrode pads and an inactive surface opposite to the active surface; a first insulating protection layer having a chip mounting area for the chip to be mounted thereon via the active surface thereof; a plurality of connection columns disposed in the first insulating protection layer at positions corresponding to the electrode pads and electrically connected to the electrode pads via solder bumps; an encapsulant formed on one surface of the first insulating protection layer having the chip mounted thereon for encapsulating the chip; and a built-up structure formed on the other surface of the first insulating protection layer and the connection columns. Due to the bending resistance of the encapsulant, the warpage of the built-up structure is prevented.Type: ApplicationFiled: April 18, 2013Publication date: September 5, 2013Applicant: UNIMICRON TECHNOLOGY CORPORATIONInventors: Shih-Ping Hsu, I-Ta Tsai
-
Patent number: 8513796Abstract: A package structure, a method of fabricating the package structure, and a package-on-package device are provided, where the package structure includes a metal sheet having perforations and a semiconductor chip including an active surface having electrode pads thereon, where the semiconductor chip is combined with the metal sheet via an inactive surface thereof. Also, a protective buffer layer is formed on the active surface to cover the conductive bumps, and the perforations are arranged around a periphery of the inactive surface of the semiconductor chip. Further, an encapsulant is formed on the metal sheet and in the perforations, for encapsulating the semiconductor chip and exposing the protective buffer layer; and a circuit fan-out layer is formed on the encapsulant and the protective buffer layer and having conductive vias penetrating the protective buffer layer and electrically connecting to the conductive bumps.Type: GrantFiled: March 6, 2012Date of Patent: August 20, 2013Assignee: Unimicron Technology CorporationInventors: Tzyy-Jang Tseng, Dyi-Chung Hu, Yu-Shan Hu
-
Patent number: 8502370Abstract: A stack package structure is provided, including: a substrate; an insulating layer formed on the substrate and having openings for exposing die attach pads and conductive pads of the substrate, respectively; a plurality of first and second conductive terminals formed on the insulating layer and electrically connected to the die attach pads and the conductive pads, respectively; a dielectric layer formed on the insulating layer and having a cavity for exposing the first conductive terminals and a plurality of openings exposing the second conductive terminals; copper pillars formed respectively in the openings of the dielectric layer; a semiconductor chip disposed in the cavity and electrically connected to the first conductive terminals; solder balls formed respectively on the copper pillars that are located proximate to the die attach area; and a package structure disposed on and electrically connected to the solder balls.Type: GrantFiled: August 13, 2012Date of Patent: August 6, 2013Assignee: Unimicron Technology CorporationInventors: Ying-Chih Chan, Jiun-Ting Lin
-
Publication number: 20130175687Abstract: A package stack device includes a first package structure having a plurality of first metal posts and a first electronic element, a second package structure having a plurality of second metal posts and a second electronic element, and an encapsulant formed between the first and second package structures to encapsulate the first electronic element. By connecting the second metal posts to the first metal posts, respectively, the second package structure is stacked on the first package structure with the support of the metal posts. Further, the gap between the two package structures is filled with the encapsulant to avoid warpage of the substrates.Type: ApplicationFiled: June 22, 2012Publication date: July 11, 2013Applicant: UNIMICRON TECHNOLOGY CORPORATIONInventor: Dyi-Chung Hu
-
Publication number: 20130147041Abstract: A stack package structure is provided, including: a substrate; an insulating layer formed on the substrate and having openings for exposing die attach pads and conductive pads of the substrate, respectively; a plurality of first and second conductive terminals formed on the insulating layer and electrically connected to the die attach pads and the conductive pads, respectively; a dielectric layer formed on the insulating layer and having a cavity for exposing the first conductive terminals and a plurality of openings exposing the second conductive terminals; copper pillars formed respectively in the openings of the dielectric layer; a semiconductor chip disposed in the cavity and electrically connected to the first conductive terminals; solder balls formed respectively on the copper pillars that are located proximate to the die attach area; and a package structure disposed on and electrically connected to the solder balls.Type: ApplicationFiled: August 13, 2012Publication date: June 13, 2013Applicant: Unimicron Technology CorporationInventors: Ying-Chih CHAN, Jiun-Ting LIN
-
Patent number: 8461689Abstract: A packaging structure having an embedded semiconductor element includes: a substrate having opposite first and second surfaces and at least an opening penetrating the first and second surfaces; a first metallic frame disposed around the periphery of the opening on the first surface; a semiconductor chip received in the opening and having an active surface formed with a plurality of electrode pads and an opposite inactive surface; two first dielectric layers formed on the active surface and the inactive surface of the chip, respectively; a first wiring layer formed on the first dielectric layer of the first surface; and a first built-up structure disposed on the first dielectric layer and the first wiring layer. A shape of the opening is precisely controlled through the first metallic frame around the periphery of the predefined opening region, thereby allowing the chip to be precisely embedded in the substrate.Type: GrantFiled: September 7, 2010Date of Patent: June 11, 2013Assignee: Unimicron Technology CorporationInventor: Kan-Jung Chia
-
Publication number: 20130118680Abstract: A method for fabricating a packaging substrate includes: stacking two metal layers; encapsulating the two metal layers with assistant dielectric layers; forming built-up structures on the assistant dielectric layers, respectively; and separating the built-up structures along the interface between the two metal layers so as to form two packaging substrates. Owing to the adhesive characteristic of the assistant dielectric layers, the two metal layers are unlikely to separate from each other during formation of the built-up structures. But after portions of the dielectric layer around the periphery of the metal layers are cut and removed, the two metal layers can be readily separated from each other. The two metal layers can be patterned to form wiring layers, metal bumps, or supporting structures to avoid waste of materials. A packaging substrate and a fabrication method thereof are provided.Type: ApplicationFiled: January 10, 2013Publication date: May 16, 2013Applicant: UNIMICRON TECHNOLOGY CORPORATIONInventor: UNIMICRON TECHNOLOGY CORPORATION
-
Publication number: 20130105213Abstract: A packaging substrate having an embedded through-via interposer is provided, including an encapsulant layer, a through-via interposer embedded in the encapsulant layer and having a plurality of conductive through-vias therein, a redistribution layer embedded in the encapsulant layer and formed on the through-via interposer so as to electrically connect with first end surfaces of the conductive through-vias, and a built-up structure formed on the encapsulant layer and the through-via interposer for electrically connecting second end surfaces of the conductive through-vias.Type: ApplicationFiled: September 6, 2012Publication date: May 2, 2013Applicant: UNIMICRON TECHNOLOGY CORPORATIONInventors: Dyi-Chung Hu, Tzyy-Jang Tseng
-
Publication number: 20130105943Abstract: A packaging substrate includes: a substrate having a core layer, a cavity penetrating the core layer and circuit layers formed on surfaces of the core layer; a first capacitor disposed in the cavity; a bonding layer formed on the first capacitor in the cavity of the substrate; a second capacitor disposed on the bonding layer so as to be received in the cavity; and a dielectric layer formed on the substrate and in the cavity for covering the first and second capacitors. By stacking the first and second capacitors in the cavity through the bonding layer, the single core layer is embedded with two layers of the capacitors to thereby meet the multi-function requirement.Type: ApplicationFiled: April 27, 2012Publication date: May 2, 2013Applicant: UNIMICRON TECHNOLOGY CORPORATIONInventors: Chien-Kuang Lai, Chun-Chih Huang
-
Patent number: 8421213Abstract: A package structure includes a first carrier board provided with a through hole, at least a filling hole in communication with the through hole, a semiconductor chip received in the through hole, and a fastening member disposed in the filling hole and abutting against the semiconductor chip so as to secure the semiconductor chip in position, thereby preventing the semiconductor chip in the through hole from displacement under an external force.Type: GrantFiled: August 24, 2009Date of Patent: April 16, 2013Assignee: Unimicron Technology CorporationInventors: Shin-Ping Hsu, Zhao-Chong Zeng, Zhi-Hui Yang
-
Publication number: 20130083503Abstract: A packaging substrate includes a holder, a first conductive pad disposed on the holder, a core layer disposed on the holder, a circuit layer disposed on the core layer, a plurality of conductive vias disposed in the core layer, and an insulating protection layer disposed on the core layer, wherein the first electrical pad is embedded in the core layer. By combining the holder on one side of the packaging substrate, cracks due to over-thinness can be prevented during transferring or packaging. A method of fabricating the packaging substrate, a package structure having a holder, a method of fabricating the package structure are also provided.Type: ApplicationFiled: February 28, 2012Publication date: April 4, 2013Applicant: UNIMICRON TECHNOLOGY CORPORATIONInventors: Wen-Lung Lai, Yuan-Liang Lo
-
Publication number: 20130062100Abstract: Provided are a circuit board structure and a fabrication method thereof, including the steps of: forming a first circuit layer in a first dielectric layer and exposing the first circuit layer therefrom; forming a second dielectric layer on the first dielectric layer and the first circuit layer, and forming a second circuit layer on the second dielectric layer; forming a plurality of first conductive vias in the second dielectric layer for electrically connecting to the first circuit layer to thereby dispense with a core board and electroplated holes and thus facilitate miniaturization. Further, the first dielectric layer is liquid before being hardened and is formed on the first dielectric layer that enhances the bonding between layers of the circuit board and the structure.Type: ApplicationFiled: November 2, 2012Publication date: March 14, 2013Applicant: UNIMICRON TECHNOLOGY CORPORATIONInventor: Unimicron Technology Corporation
-
Publication number: 20130040427Abstract: A packaging substrate having a through-holed interposer embedded therein and a fabrication method of the packaging substrate are provided, where the packaging substrate includes: a molding layer having opposite first and second surfaces; a through-holed interposer embedded in the molding layer and flush with the second surface; a redistribution-layer structure embedded in the molding layer and disposed on the through-holed interposer and having a plurality of electrode pads exposed from the first surface of the molding layer; and a built-up structure disposed on the second surface of the molding layer and electrically connected to the through-holed interposer.Type: ApplicationFiled: August 17, 2012Publication date: February 14, 2013Applicant: Unimicron Technology CorporationInventors: Yu-Shan Hu, Dyi-Chung Hu, Tzyy-Jang Tseng
-
Patent number: 8373265Abstract: A package substrate includes a core board having a through hole; a circuit layer formed on the core board; a metallic ring disposed on the core board surrounding a contour of the through hole, the metallic ring having opening portions positioned opposite to each other, making the metallic ring having a disconnected manner; and an embedded component installed in the through hole. When the embedded component is deviated in the through hole to allow the electrodes to be in contact with the metallic ring, the electrodes are prevented from coming into contact with the same section of the metallic ring to thereby avoid short circuit.Type: GrantFiled: August 3, 2011Date of Patent: February 12, 2013Assignee: Unimicron Technology CorporationInventor: Chih-Kuei Yang
-
Publication number: 20130032390Abstract: A packaging substrate includes a carrier and an interposer. The carrier has opposite top and bottom surfaces. A recess is formed on the top surface and a plurality of first conductive terminals are formed on the recess. Further, a plurality of second conductive terminals are formed on the bottom surface of the carrier. The interposer is disposed in the recess and has opposite first and second surfaces and a plurality of conductive through vias penetrating the first and second surfaces. A first conductive pad is formed on an end of each of the conductive through vias exposed from the first surface, and a second conductive pad is formed on the other end of each of the conductive through vias exposed from the second surface and electrically connected to a corresponding one of the first conductive terminals. Compared with the prior art, the invention improves the product reliability.Type: ApplicationFiled: August 3, 2012Publication date: February 7, 2013Applicants: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, UNIMICRON TECHNOLOGY CORPORATIONInventors: Dyi-Chung Hu, John Hon-Shing Lau
-
Patent number: 8354598Abstract: A method for fabricating a packaging substrate includes: stacking two metal layers; encapsulating the two metal layers with assistant dielectric layers; forming built-up structures on the assistant dielectric layers, respectively; and separating the built-up structures along the interface between the two metal layers so as to form two packaging substrates. Owing to the adhesive characteristic of the assistant dielectric layers, the two metal layers are unlikely to separate from each other during formation of the built-up structures. But after portions of the dielectric layer around the periphery of the metal layers are cut and removed, the two metal layers can be readily separated from each other. The two metal layers can be patterned to form wiring layers, metal bumps, or supporting structures to avoid waste of materials. A packaging substrate and a fabrication method thereof are provided.Type: GrantFiled: March 25, 2010Date of Patent: January 15, 2013Assignee: Unimicron Technology CorporationInventor: Chin-Ming Liu
-
Publication number: 20130009293Abstract: A packaging substrate includes a first dielectric layer; a plurality of first conductive pads embedded in and exposed from a first surface of the first dielectric layer; a first circuit layer embedded in and exposed from a second surface of the first dielectric layer; a plurality of first metal bumps disposed in the first dielectric layer, each of the first metal bumps having a first end embedded in the first circuit layer and a second end opposing the first end and disposed on one of the first conductive pads, a conductive seedlayer being disposed between the first circuit layer and the first dielectric layer and between the first circuit layer and the first metal bump; a built-up structure disposed on the first circuit layer and the first dielectric layer; and a plurality of second conductive pads disposed on the built-up structure. The packaging substrate has an over-warpage problem improved.Type: ApplicationFiled: July 6, 2012Publication date: January 10, 2013Applicant: UNIMICRON TECHNOLOGY CORPORATIONInventors: Tzyy-Jang Tseng, Chung-W. Ho