Patents Assigned to Uniquify IP Company, LLC
-
Patent number: 10734061Abstract: In accordance with one embodiment, a computer-implemented method is provided, comprising: configuring code to cause at least part of hardware to operate as a double data rate (DDR) memory controller and to produce one or more capture clocks, where: a timing of at least one of the one or more capture clocks is based on a first clock signal of a first clock, the first clock signal is a core clock signal or a signal derived from at least the core clock signal, the at least one of the one or more capture clocks is used to time a read data path, the at least one of the one or more capture clocks is used to capture read data into a clock domain related to a second clock, the first clock and the second clock being related in timing such that at least one of: the second clock is derived from the first clock, or the first clock is derived from the second clock; and providing access to the code.Type: GrantFiled: September 26, 2019Date of Patent: August 4, 2020Assignee: UNIQUIFY IP COMPANY, LLCInventors: Mahesh Gopalan, David Wu, Venkat Iyer
-
Patent number: 10586585Abstract: In accordance with one embodiment, an apparatus is provided, comprising: a double data rate (DDR) memory controller that, when in operation, causes the apparatus to: capture a data bit input signal in a first core domain register that is communicatively coupled to a second core domain register; clock the first core domain register utilizing a first clock; clock the second core domain register utilizing a second clock; maintain a difference in time between an active edge of the second clock and a next active edge of the first clock, such that the difference in time corresponds to a capture clock delay value; and set the capture clock delay value during a power-on initialization calibration operation.Type: GrantFiled: March 7, 2019Date of Patent: March 10, 2020Assignee: UNIQUIFY IP COMPANY, LLCInventors: Mahesh Gopalan, David Wu, Venkat Iyer
-
Patent number: 10269408Abstract: In accordance with one embodiment, an apparatus is provided, comprising: a double data rate (DDR) memory controller that, when in operation, causes the apparatus to: capture a data bit input signal in a first core domain register that is communicatively coupled to a second core domain register; clock the first core domain register utilizing a first clock; clock the second core domain register utilizing a second clock; maintain a difference in time between an active edge of the second clock and a next active edge of the first clock, such that the difference in time corresponds to a capture clock delay value; and set the capture clock delay value during a power-on initialization calibration operation.Type: GrantFiled: July 30, 2018Date of Patent: April 23, 2019Assignee: UNIQUIFY IP COMPANY, LLCInventors: Mahesh Gopalan, David Wu, Venkat Iyer
-
Patent number: 10242730Abstract: In accordance with one embodiment, an apparatus is provided, comprising: a double data rate (DDR) memory controller that, when in operation, causes the apparatus to: generate a core clock; generate a capture clock; receive a data (DQ) signal that is driven by a DDR memory, or a signal derived from the DQ signal; clock a first core domain register, based, at least in part, on the capture clock; clock a second core domain register, based, at least in part, on the core clock; and set a delay of a core clock delay element, utilizing at least one of: the first core domain register, a signal derived from the first core domain register, the second core domain register, or a signal derived from the second core domain register; wherein the double data rate (DDR) memory controller is configured such that the delay of the core clock delay element is set during a power-on initialization calibration operation.Type: GrantFiled: June 1, 2018Date of Patent: March 26, 2019Assignee: UNIQUIFY IP COMPANY, LLCInventors: Mahesh Gopalan, David Wu, Venkat Iyer
-
Patent number: 10229729Abstract: A method for calibrating capturing read data in a read data path for a DDR memory interface circuit is described. In one version, the method includes the steps of delaying a core clock signal by a capture clock delay value to produce a capture clock signal and determining the capture clock delay value. The capture clock signal is a delayed version of the core clock signal. The timing for the read data path with respect to data propagation is responsive to at least the capture clock signal. In another version, timing for data capture is responsive to a read data strobe or a signal derived therefrom, and a core clock signal or a signal derived therefrom.Type: GrantFiled: October 2, 2017Date of Patent: March 12, 2019Assignee: Uniquify IP Company, LLCInventors: Mahesh Gopalan, David Wu, Venkat Iyer
-
Patent number: 10032502Abstract: A method for calibrating capturing read data in a read data path for a DDR memory interface circuit is described. In one version, the method includes the steps of delaying a core clock signal by a capture clock delay value to produce a capture clock signal and determining the capture clock delay value. The capture clock signal is a delayed version of the core clock signal. The timing for the read data path with respect to data propagation is responsive to at least the capture clock signal. In another version, timing for data capture is responsive to a read data strobe or a signal derived therefrom, and a core clock signal or a signal derived therefrom.Type: GrantFiled: March 20, 2018Date of Patent: July 24, 2018Assignee: Uniquify IP Company, LLCInventors: Mahesh Gopalan, David Wu, Venkat Iyer