Patents Assigned to Virage Logic Corporation
-
Patent number: 7580311Abstract: In a high voltage switch circuit for programming memory cells, preset devices for precharging the core circuit are eliminated by statically presetting nodes of the switch core circuit through a pair of drive circuits arranged to pull up or down a pair of cascoded transistors in the core circuit.Type: GrantFiled: August 30, 2006Date of Patent: August 25, 2009Assignee: Virage Logic CorporationInventor: Alberto Pesavento
-
Patent number: 7573749Abstract: Methods and apparatuses prevent overtunneling in nonvolatile floating gate memory (NVM) cells. An individual cell includes a circuit with a transistor that has a floating gate that stores charge, and a capacitor structure for extracting charge from the gate, such as by tunneling. A counteracting circuit prevents extracting charge from the floating gate beyond a threshold, therefore preventing overtunneling or correcting for it. In one embodiment, the counteracting circuit supplies electrons to the floating gate, to compensate for tunneling beyond a point. In another embodiment, the counteracting circuit includes a switch, and a sensor to trigger the switch when the appropriate threshold is reached. The switch may be arranged in any number of suitable ways, such as to prevent a high voltage from being applied to the capacitor structure, or to prevent a power supply from being applied to a terminal of the transistor or to a well of the transistor.Type: GrantFiled: March 29, 2007Date of Patent: August 11, 2009Assignee: Virage Logic CorporationInventors: Christopher J. Diorio, Chad A. Lindhorst, Shailendra Srinivas, Alberto Pesavento, Troy N. Gilliland
-
Publication number: 20090106716Abstract: A structural primitive verification tool for memory compilers is described. A first set of memory structural primitives are supplied by a designer by filling in fields of a presented user interface. The first set of structural primitives describe certain physical layout features of a proposed memory array in an integrated circuit. A first model of a memory instance derived from the first set of memory structural primitives supplied by the designer is compared to a second model of a memory instance derived from a memory layout file from a memory compiler under-test. The first model is verified against the second model to verify to an integrity of the first set of memory structural primitives supplied by the designer compared to the memory layout file derived from a second set of memory structural primitives configuring that memory instance from the memory compiler.Type: ApplicationFiled: October 10, 2008Publication date: April 23, 2009Applicant: Virage Logic CorporationInventors: Karen Aleksanyan, Karen Amirkhanyan, Sergey Karapetyan, Alexander Shubat, Samvel Shoukourian, Valery Vardanian, Yervant Zorian
-
Patent number: 7519888Abstract: Integrated circuit test circuits may include at least an instruction processor and input-output subsystems. Input-output subsystems are segmented together into input-output subsystem segments. Each input-output subsystem includes an analog wrapper circuit (IW-A) operable to connect an input-output port to analog buses and further operable to isolate the input-output port from the buses, an integrated wrapper for delay test circuit (IW-D) operable to control a delay test sequence, and a soft wrapper circuit operable to control the IW-A and the IW-D, the soft wrapper circuit being directed by the instruction processor.Type: GrantFiled: August 4, 2006Date of Patent: April 14, 2009Assignee: Virage Logic CorporationInventors: Sassan Tabatabaei, Yervant Zorian
-
Patent number: 7508719Abstract: Electronic circuitry is described having a first transistor having a first gate dielectric located between an electrically floating gate and a semiconductor substrate. The first injection current flows through the first gate dielectric to establish a first amount of electrical charge on the gate electrode. The electronic circuitry also includes a second transistor having a second gate dielectric located between the gate electrode and the semiconductor substrate. A band-to-band tunneling current flows between valence and conduction bands of the second transistor to create a second injection current that flows through the second gate dielectric to establish the first amount of electrical charge on the gate electrode. Non volatile memory cell circuits having the above described circuitry are also described.Type: GrantFiled: November 16, 2006Date of Patent: March 24, 2009Assignee: Virage Logic CorporationInventor: Andrew E. Horch
-
Patent number: 7474568Abstract: Electronic circuitry is described having a first transistor having a first gate dielectric located between an electrically floating gate and a semiconductor substrate. The first injection current flows through the first gate dielectric to establish a first amount of electrical charge on the gate electrode. The electronic circuitry also includes a second transistor having a second gate dielectric located between the gate electrode and the semiconductor substrate. A band-to-band tunneling current flows between valence and conduction bands of the second transistor to create a second injection current that flows through the second gate dielectric to establish the first amount of electrical charge on the gate electrode. Non volatile memory cell circuits having the above described circuitry are also described.Type: GrantFiled: November 16, 2006Date of Patent: January 6, 2009Assignee: Virage Logic CorporationInventor: Andrew E. Horch
-
Patent number: 7415640Abstract: Various methods and apparatuses are described in which a repair data container may store a concatenated repair signature for multiple memories having one or more redundant components associated with each memory. A processor contains redundancy allocation logic to execute one or more repair algorithms to generate a repair signature for each memory. The repair data container may store actual repair signatures for each memory having one or more defective memory cells detected during fault testing and dummy repair signatures for each memory with no defective memory cells. The processor may contain logic configured to compress an amount of bits making up the concatenated repair signature, to decompress the amount of bits making up the concatenated repair signature, and to compose the concatenated repair signature for all of the memories sharing the repair data container. The repair data container may have an amount of fuses to store the actual repair signatures for an adjustable subset of the multiple memories.Type: GrantFiled: October 13, 2003Date of Patent: August 19, 2008Assignee: Virage Logic CorporationInventors: Yervant Zorian, Gevorg Torjyan, Karen Darbinyan
-
Patent number: 7355914Abstract: Various apparatuses and methods in which a sense amplifier circuit couples to a current source to provide current for the sense amplifier circuit and also couples to one or more memory cells to sense a charge being stored by each memory cell. Store protection circuitry reduces a voltage potential across critical nodes of the sense amplifier circuit to a difference between a store voltage and Vdd when the store voltage is about to be applied to any of the one or more memory cells. The store protection circuitry connects Vdd to one or more of the critical nodes of the sense amplifier circuit when the store voltage is about to be applied to any of the one or more memory cells.Type: GrantFiled: October 30, 2006Date of Patent: April 8, 2008Assignee: Virage Logic CorporationInventor: Jaroslav Raszka
-
Patent number: 7298659Abstract: A method and system for testing the individual memory cells of a volatile memory cell array (e.g., SRAM) for data retention faults are described. In one embodiment of the invention, adjacent memory cells connected by a pair of common bit-lines are written with opposite, or complementary, data, for example, logical “0” and logical “1”. Next, the two memory cells are subjected to a stress condition by pre-charging the common bit-lines connecting the two adjacent memory cells, and then simultaneously asserting the word-line of each memory cell. Finally, the data in each cell is read and compared with the data written to the cell prior to generating the stress condition.Type: GrantFiled: June 7, 2005Date of Patent: November 20, 2007Assignee: Virage Logic CorporationInventors: Subramani Kengeri, Deepak Sabharwal, Prakash Bhatia, Sanjiv Kainth
-
Patent number: 7290186Abstract: Methods and apparatuses in which two or more memories share a processor for Built In Self Test algorithms and features are described. The processor initiates a Built In Self Test for the memories. Each memory has an intelligence wrapper bounding that memory. Each intelligence wrapper contains control logic to decode a command from the processor. Each intelligence wrapper contains logic to execute a set of test vectors on a bounded memory. The processor sends a command based self-test to each intelligence wrapper at a first clock speed and the control logic executes the operations associated with that command at a second clock speed asynchronous with the first speed. The processor loads the command containing representations of a march element and data to one or more of the intelligence wrappers via a serial bus.Type: GrantFiled: September 16, 2003Date of Patent: October 30, 2007Assignee: Virage Logic CorporationInventors: Yervant Zorian, Gevorg Torjyan, Karen Darbinyan, Albert Harutyunyan
-
Patent number: 7263016Abstract: A method and system for pre-charging and biasing a latch-type sense amplifier are described. According to an embodiment of the invention, the data latch portion of the latch-type sense amplifier includes two cross-coupled inverters having two output nodes, and two input nodes. The input nodes of the data-latch are connected to a pair of complementary bit-lines via bias control transistors. The bias control transistors are to pre-charge the input nodes based on the voltage levels of the bit-lines so as to bias the voltage levels at the input nodes in a direction the input nodes will seek upon activation of the sense amplifier.Type: GrantFiled: June 7, 2005Date of Patent: August 28, 2007Assignee: Virage Logic CorporationInventors: William Palumbo, Rahul Thukral, Xian Zhang
-
Patent number: 7251186Abstract: A multi-port memory device with an array of single-port memory cells is disclosed. According to one embodiment of the invention, the multi-port memory device has N number of memory ports, and is capable of performing any combination of N number of read/write operations during a single cycle of an externally generated core clock signal, without the need of any other externally generated clocking signals.Type: GrantFiled: June 7, 2005Date of Patent: July 31, 2007Assignee: Virage Logic CorporationInventors: Subramani Kengeri, Deepak Sabharwal, Prakash Bhatia, Shreekanth Sampigethaya, Sanjiv Kainth
-
Patent number: 7237154Abstract: In general, various methods, apparatuses, and systems that generate an augmented repair signature to repair all of the defects detected in a first test of a memory as well as in a second test of the memory.Type: GrantFiled: February 25, 2002Date of Patent: June 26, 2007Assignee: Virage Logic CorporationInventor: Yervant Zorian
-
Patent number: 7219324Abstract: Various methods and apparatuses are described in which an integrated circuit is organized into rows and columns of macro cells having a layout architecture that includes at least two metal layers and a plurality of traces carrying three or more different potentials of voltage routed by the metal layers. A first, a second, and a third adjacent metal layers extend across the integrated circuit. The first metal layer may be located between the second metal layer and the layer of the macro cells. The second metal layer may be located between the third metal layer and the first metal layer. The third metal layer may be orientated orthogonal to the second metal layer. The plurality of traces carry three or more different potentials of voltage and are routed in the metal layers. A first power trace supplies a VDD voltage potential. A second power trace supplies a VSS voltage potential. A third power trace supplies a third voltage potential.Type: GrantFiled: February 13, 2004Date of Patent: May 15, 2007Assignee: Virage Logic CorporationInventors: Deepak D. Sherlekar, Gene Sluss, Tushar Gheewala
-
Patent number: 7184346Abstract: Various methods, apparatuses and systems in which a memory uses a noise reduction circuit to sense groups of memory cells. The memory has a plurality of memory cells organized into groups of memory cells. The noise reduction circuit performs a sense operation on a first group of memory cells at the substantially the same time. The noise reduction circuit performs a sense operation on a second group of memory cells at substantially the same time. The noise reduction circuit has timing circuitry to sense the second group of memory cells after the sense of the first group initiates but prior to the completion of the sense operation on the first group of memory cells.Type: GrantFiled: January 4, 2005Date of Patent: February 27, 2007Assignee: Virage Logic CorporationInventors: Jaroslav Raszka, Vipin Kumar Tiwari
-
Patent number: 7149142Abstract: Various methods, apparatuses, and systems are described in which a volatile memory that includes a plurality of volatile memory cells as well as a voltage limiting component and a current limiting component. Power consumption in a standby mode is controlled. The voltage limiting component and the current limiting component couple between the volatile memory cells and the ground voltage potential. One or more rows of memory cells in the memory array are isolated from the ground voltage potential to control power consumption in the standby mode by having the current limiting component stop passing current in the standby mode. A floating ground voltage potential sensed by each memory cell when in the standby mode is controlled by configuring the voltage limiting component to conduct when the floating ground voltage potential is larger than a threshold voltage of the voltage limiting component in order to reduce leakage current but reliably maintain the stored contents of the volatile memory cell.Type: GrantFiled: May 28, 2004Date of Patent: December 12, 2006Assignee: Virage Logic CorporationInventors: Louis Cameron Fisher, Charles Jeremy Brumitt
-
Patent number: 7149924Abstract: In general, various methods, apparatuses, and systems in which a processor that contains self test and repair instructions to be executed on a memory is coupled to a first external pin. Assertion of a signal on the first external pin activates execution of the self-test and repair instructions on the memory.Type: GrantFiled: September 5, 2002Date of Patent: December 12, 2006Assignee: Virage Logic CorporationInventors: Yervant Zorian, Gevorg Toriyan, Karen Darbinyan
-
Patent number: 7149921Abstract: In general, various methods, apparatuses, and systems are described in which logic executes, in series, a plurality of repair algorithms to generate a repair signature for a memory. The memory has a full set of redundant components associated with the memory. At least one or more of the repair algorithms employ a subset of redundant components that contains less than all of the redundant components in the full set when attempting to generate the repair signature.Type: GrantFiled: September 6, 2002Date of Patent: December 12, 2006Assignee: Virage Logic CorporationInventors: Yervant Zorian, Gevorg Torjyan, Albert Harutyunyan, Valery Vardanian
-
Patent number: 7142452Abstract: A method and system for storing secure data in a multi-time programmable, non-volatile electrically-alterable memory device are disclosed. Accordingly, in an embodiment, a memory device may include a data register with a fixed N-bit pattern, comparator logic, control logic, and an array of non-volatile electrically-alterable memory cells. Each memory cell includes a floating gate to store an electronic charge representing the logical state of the memory cell. The plurality of memory cells may be logically partitioned to include an N-bit secure lock and a plurality of memory cells for storing secure data. The random bit values stored in the N-bit secure lock are read, and compared with the fixed N-bit pattern stored in the data register. If the N-bit patterns do not match, the control logic allows the plurality of memory cells for storing secure data to be programmed with secure data.Type: GrantFiled: March 10, 2005Date of Patent: November 28, 2006Assignee: Virage Logic CorporationInventor: Vipin Kumar Tiwari
-
Patent number: 7139204Abstract: A method and system for testing a multi-port memory cell are described. According to one embodiment of the invention, a multi-port memory device comprises an array of multi-port memory cells. Accordingly, each multi-port memory cell is connected to one word-line and two bit-lines per read/write port. The memory device includes memory testing logic to perform a first memory access operation (e.g., read/write) at a first port of the multi-port memory cell while the memory cell is in a stressed condition. For example, the first memory access operation occurs while a second memory access operation is emulated on a second port. Moreover, the memory access operations occur at a frequency that is substantially equivalent to a maximum operating frequency of the dual-port memory device.Type: GrantFiled: June 6, 2005Date of Patent: November 21, 2006Assignee: Virage Logic CorporationInventor: Niranjan Behera