Patents Examined by Christopher A Daley
-
Patent number: 11971831Abstract: An apparatus has first-in, first-out buffer circuitry to transfer data from a source domain to a sink domain across a clock domain boundary. The FIFO buffer circuitry has data transfer circuitry; source domain and sink domain data transfer control circuitry to maintain state vectors indicative of a state of the FIFO buffer circuitry in the respective domain; and synchronisation circuitry in each of the source domain and the sink domain to stabilise a signal received from the other of the source domain and the sink domain and to store the received state vector. The synchronisation circuitry is clock-gated by an enable signal and the synchronisation circuitry is responsive to a change in the state of the FIFO buffer circuitry in the respective domain to advance the respective state vector by controlling the enable signal to enable output of elements of the received state vector.Type: GrantFiled: December 8, 2022Date of Patent: April 30, 2024Assignee: Arm LimitedInventor: Julian Katenbrink
-
Patent number: 11971798Abstract: An operation management apparatus (1) includes: a storage unit (11) that stores a plurality of pieces of communication definition information (111), and a plurality of pieces of service definition information (112); a reception unit (12) that receives at least one designation of the service definition information (112) from among the plurality of pieces of service definition information (112); a first specification unit (13) that specifies the communication definition information (111) included in the designated service definition information (112) from among the plurality of pieces of service definition information (112) as specific communication definition information; a second specification unit (14) that specifies the system element of the communication destination defined in the specific communication definition information as a specific system element; and a generation unit (15) that generates output information including the specific system element.Type: GrantFiled: July 2, 2020Date of Patent: April 30, 2024Assignee: NEC CORPORATIONInventor: Koichi Yoshida
-
Patent number: 11960439Abstract: Methods and apparatus for scalable MCTP infrastructure. A system is split into independent MCTP domains, wherein each MCTP domain uses Endpoint Identifiers (EIDs) for endpoint devices within the MCTP domain in a manner similar to conventional MCTP operations. A new class of MCTP devices (referred to as a Domain Controllers) is provided to enable inter-domain communication and communication with global devices. Global traffic originators or receivers like a BMC (Baseboard Management Controller), Infrastructure Processing Unit (IPU), Smart NIC (Network Interface Card), Debugger, or PROT (Platform Root or Trust) discover and establish two-way communication through the Domain Controllers to any of the devices in the target domain(s). The Domain Controllers are configured to implement tunneled connections between global devices and domain endpoint devices.Type: GrantFiled: March 9, 2022Date of Patent: April 16, 2024Assignee: Intel CorporationInventors: Janusz Jurski, Myron Loewen, Mariusz Oriol, Patrick Schoeller, Jerry Backer, Richard Marian Thomaiyar, Eliel Louzoun, Piotr Matuszczak
-
Patent number: 11947482Abstract: A data network has at least three line branches connected via a common star node to distribute message signals from one of the line branches onto the other line branches, wherein connected to at least one of the line branches is at least one bus-user device is configured to generate in a corresponding transmit mode by a corresponding transmit unit at least one of the message signals, wherein in the corresponding bus-user device, the transmit unit has a current source circuit which, in generating the message signal (16), is configured to inject an electric current into electrical lines of the line branch to which the bus-user device is connected, and via the current source circuit the lines are connected to an internal impedance value of the current source circuit that in transmit mode is constantly greater than 10 times the value of the characteristic impedance, for example greater than 500 Ohms.Type: GrantFiled: November 30, 2020Date of Patent: April 2, 2024Assignee: Conti Temic microelectronic GmbHInventor: Wolfgang Schulter
-
Patent number: 11947484Abstract: A universal serial bus (USB) hub with a host bridge function and a control method thereof are provided. The USB hub utilizes a host bridge controller to connect two upstream ports so that two host devices connected to the two upstream ports are capable of transmitting/receiving data each other synchronously, thereby increasing usage convenience and flexibility and making full use of the tow upstream ports.Type: GrantFiled: December 27, 2022Date of Patent: April 2, 2024Assignee: GENESYS LOGIC, INC.Inventor: Wei-te Lee
-
Patent number: 11929339Abstract: An integrated circuit includes a package substrate that includes first and second electrical traces. The integrated circuit includes first, second, third, and fourth configurable dies, which are mounted on the package substrate. The first and second configurable dies are arranged in a first row. The third and fourth configurable dies are arranged in a second row, which is approximately parallel to the first row. The first and third configurable dies are arranged in a first column. The second and fourth configurable dies are arranged in a second column, which is approximately parallel to the first column. The first electrical trace couples the first and third configurable dies, and the second electrical trace couples the second and third configurable dies. The second electrical trace is oblique with respect to the first electrical trace. The oblique trace improves the latency of signals transmitted between dies and thereby increases the circuit operating speed.Type: GrantFiled: April 13, 2023Date of Patent: March 12, 2024Assignee: Intel CorporationInventors: Md Altaf Hossain, Ankireddy Nalamalpu, Dheeraj Subbareddy
-
Patent number: 11923675Abstract: A data interconnect system includes: a plurality of pins arranged within a receptacle, a first one of the pins being a power pin, wherein the pins are electrically isolated from each other within the receptacle; a first switching network including a first plurality of parallel switching devices, each of the parallel switching devices of the first plurality of parallel switching devices coupling a respective one of the pins to a node; a first current path from the node to ground, the first current path including a current device; and a second current path, parallel to the first current path, the second current path including a resistor coupling the node to ground.Type: GrantFiled: December 17, 2021Date of Patent: March 5, 2024Assignee: QUALCOMM IncorporatedInventors: Guoyong Guo, Cheong Kun
-
Patent number: 11922070Abstract: A method includes, responsive to receiving a modified first reservation command from a storage controller, identifying, by a storage drive, a first range of storage based on a first range identifier of the modified reservation command. The method also includes granting, by the storage drive, a reservation for access to the storage drive on behalf of a first host controller by associating the reservation for the first range with a second range of storage.Type: GrantFiled: November 18, 2022Date of Patent: March 5, 2024Assignee: PURE STORAGE, INC.Inventors: Gordon James Coleman, Peter E. Kirkpatrick, Roland Dreier
-
Patent number: 11914888Abstract: First data is read out of a core storage array of a memory component over a first time interval constrained by data output bandwidth of the core storage array. After read out from the core storage array, the first data is output from the memory component over a second time interval that is shorter than the first time interval and that corresponds to a data transfer bandwidth greater than the data output bandwidth of the core storage array.Type: GrantFiled: June 28, 2022Date of Patent: February 27, 2024Assignee: Rambus Inc.Inventors: Frederick A. Ware, John Eric Linstadt, Torsten Partsch
-
Patent number: 11916696Abstract: According to an embodiment, an electronic device comprises: a connecting terminal; a memory; and a processor connected to the connecting terminal and the memory, wherein the processor is configured to: identify a head unit of a vehicle connected to the connecting terminal; obtain information about a model of a vehicle or an installed operating system, associated with the identified head unit; and when the information about a specified tuning value for the identified head unit is stored in the memory, tune a register by using the specified tuning value.Type: GrantFiled: May 12, 2022Date of Patent: February 27, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Namhee Park, Wookwang Lee, Seungjoon Kim, Yanghee Lee, Youngmin Park, Jaehyuk Lee
-
Patent number: 11915102Abstract: An apparatus for a quantum computer comprising a memory device and a converter block, the memory device comprising: a local command module; and a double-buffer-memory module comprising a plurality of pairs of memory modules, each memory module: coupled to the local command module; and configured to store a respective operation for controlling a qubit of the quantum computer; wherein the local command module is configured to: receive an instruction to provide the operation for the qubit; read the operation from a respective one of the plurality of pairs of memory modules indicated by the instruction; and provide the operation to the converter block; wherein the converter block is configured to receive the operation from the memory device and provide digital output pulses, representative of the operation, to an output interface, the output interface configured to provide the digital output pulses to a digital-to-analogue converter for controlling the qubit to perform the operation.Type: GrantFiled: March 30, 2022Date of Patent: February 27, 2024Assignee: RIVERLANE LTDInventor: Marco Ghibaudi
-
Patent number: 11907143Abstract: A method for timestamping and synchronization with high-accuracy timestamps in low-power sensor systems is provided. The method is performed by a device and includes: receiving, by a sensor hub of the device, an interrupt signal from a sensor and performing an interrupt service routine (ISR) to obtain an interrupt timestamp obtained by a latch, wherein the interrupt timestamp is obtained from an always-running unified time reference; obtaining, by the sensor hub, sensor data from the sensor; predicting, by the sensor hub, a prediction timestamp based on an amount of sensor data and the interrupt timestamp by using a filtering algorithm; and correcting, by the sensor hub, a timestamp of each sensor data based on the prediction timestamp.Type: GrantFiled: April 14, 2022Date of Patent: February 20, 2024Assignee: MEDIATEK SINGAPORE PTE. LTD.Inventors: Hongxu Zhao, Cunliang Du, Chieh-Lin Chuang, Zhen Jiang
-
Patent number: 11909822Abstract: Methods and systems are provided for implementing a streaming deficit round robin arbiter to provide fair utilization of a single link. In some aspects, methods and systems are provided and can include specifying a quantum size indicating how much of a link of a stream is available for use, adding the quantum size to a deficit counter indicating available bandwidth, determining whether to provide a first data packet to an autonomous vehicle system based on the deficit counter and without determining a data packet size of the first data packet, and providing the first data packet to the autonomous vehicle system based on the determining of whether to provide the first data packet to the autonomous vehicle system.Type: GrantFiled: June 30, 2021Date of Patent: February 20, 2024Assignee: GM Cruise Holdings LLCInventor: Gregory Kehoe
-
Patent number: 11899606Abstract: A server rack has server sleds, each including a motherboard upon which is mounted: a memory module, a cache, at least one CPU connected to the cache, a memory controller connected to the cache and the memory module, an I/O hub, and a fabric interface (FIC) having a memory bridge and optical transceivers, where this memory bridge is connected to the I/O hub through this motherboard. The rack also has a memory sled disaggregated from the server sleds and that includes: a motherboard upon which is mounted: memory modules and a FIC having a memory bridge, a memory controller and optical transceivers, wherein this memory controller is connected to these memory modules through this motherboard, and wherein this memory bridge connects the memory controller to the optical transceivers. The rack has a photonic cross-connect switch interconnected by optical fiber cables to the optical transceivers of the server and memory sleds.Type: GrantFiled: May 10, 2023Date of Patent: February 13, 2024Assignee: Drut Technologies Inc.Inventors: Jitender Miglani, Dileep Desai
-
Patent number: 11899605Abstract: A data network has at least three line branches connected via a common star node to distribute message signals from one of the line branches onto the other line branches, wherein connected to at least one of the line branches is at least one bus-user device is configured to generate in a corresponding transmit mode by a corresponding transmit unit at least one of the message signals, wherein in the corresponding bus-user device, the transmit unit has a current source circuit which, in generating the message signal (16), is configured to inject an electric current into electrical lines of the line branch to which the bus-user device is connected, and via the current source circuit the lines are connected to an internal impedance value of the current source circuit that in transmit mode is constantly greater than 10 times the value of the characteristic impedance, for example greater than 500 Ohms.Type: GrantFiled: November 30, 2020Date of Patent: February 13, 2024Assignee: Conti Temic microelectronic GmbHInventor: Wolfgang Schulter
-
Patent number: 11892965Abstract: In an example in accordance with the present disclosure, a system is described that includes a hub for routing data traffic between a first computing device and a second computing device. A detection device of the system detects a communication protocol between the computing devices. A switch of the system routes traffic directly between the computing devices when a first communication protocol is detected. When a second communication protocol is detected, the switch re-routes traffic of the first type from the first computing device back to the hub to convert the traffic of the first type to a second type and routes converted traffic directly to the second computing device.Type: GrantFiled: July 9, 2019Date of Patent: February 6, 2024Assignee: Hewlett-Packard Development Company, L.P.Inventors: Mark A Lessman, Glen Douglas Dower, Christopher Tabarez
-
Patent number: 11886369Abstract: Methods and apparatuses directed to more efficient data transfers within die architectures. In some examples, a die package includes controller logic electrically coupled to a first communication bus and a second communication bus. The controller logic can receive an initial data transfer request over the first communication bus, and determine a final address of the initial data transfer request. Further, the controller logic can assert a chip select signal of the second communication bus to initiate a data exchange. While asserting the chip select signal, the controller logic can receive an additional data transfer request over the first communication bus, and determine an initial address of the additional data transfer request. Based on the determined initial and final addresses, the controller logic can initiate an additional data exchange over the second communication bus without de-asserting the chip select signal.Type: GrantFiled: September 14, 2023Date of Patent: January 30, 2024Assignee: QUALCOMM IncorporatedInventors: Parth Saurabhkumar Shah, Imran Ghazi, Philip Hardy
-
Patent number: 11886922Abstract: A method of scheduling input/output operations for a storage system including determining a deadline for a storage operation, wherein the deadline is dependent on an expected latency of the storage operation; adding the storage operation to a queue of storage operations; and reordering the queue dependent upon the deadline of the storage operation and one or more deadlines of one or more storage operations in the queue of storage operations.Type: GrantFiled: April 29, 2022Date of Patent: January 30, 2024Assignee: PURE STORAGE, INC.Inventors: Vincent Wang, Mark Fay, Jun He, Renjie Fan, Kiron Vijayasankar, Yuval Frandzel
-
Patent number: 11874790Abstract: A system and method checks packetized data retrieved from a bus that is ordinarily considered reliable that was already error checked and/or corrected before being placed on the bus by applying a hash or checksum or other function to each packet to produce a packet checksum and then applying another function to the ordered packet checksums and comparing the result to one sent by the device that checked and/or corrected, and sent, the data packets.Type: GrantFiled: August 9, 2022Date of Patent: January 16, 2024Assignee: Yellowbrick Data, Inc.Inventor: Jim Peterson
-
Patent number: 11870603Abstract: A Controller Area Network (CAN) system, method, and circuit are provided with a dual mode bus line termination circuit connected between signal lines of a serial bus and optimized for both differential and single-ended communication modes over the serial bus, where the dual mode bus line termination circuit includes first and second resistance termination paths connected in parallel between first and second bus wires of the serial bus to provide an odd mode termination impedance (RODD) that matches an impedance of the serial bus when operating in the differential communication mode, and to also provide an even mode termination impedance (REVEN) that matches an impedance of the serial bus when operating in the single-ended communication mode.Type: GrantFiled: December 31, 2021Date of Patent: January 9, 2024Assignee: NXP B.V.Inventors: Lucas Pieter Lodewijk van Dijk, Adrien Manfred Schoof