Patents Examined by Daniel P Shook
-
Patent number: 11587971Abstract: A direct bonding method for infrared focal plane arrays, includes steps of depositing a thin adhesion layer on infrared radiation detecting material, removing a portion of the thin adhesion layer with a chemical-mechanical polishing process, forming a bonding layer at a bonding interface, and bonding the infrared radiation detecting material to a silicon wafer with the thin adhesion layer as a bonding layer. The thin adhesion layer may include SiOx, where x ranges between 1.0 and 2.0. The thickness of the thin adhesion layer to form the bonding layer is 500 angstrom or less.Type: GrantFiled: March 9, 2021Date of Patent: February 21, 2023Assignee: L3HARRIS CINCINNATI ELECTRONICS CORPORATIONInventors: Steven Allen, Michael Garter, Robert Jones, Joseph Meiners, Yajun Wei, Darrel Endres
-
Patent number: 11574869Abstract: A semiconductor device includes: a first stack structure; a second stack structure; a slit insulating layer located between the first stack structure and the second stack structure, the slit insulating layer extending in a first direction; a conductive plug located between the first stack structure and the second stack structure, the conductive plug including a first protrusion part protruding to the inside of the slit insulating layer; and an insulating spacer surrounding a sidewall of the conductive plug.Type: GrantFiled: January 5, 2021Date of Patent: February 7, 2023Assignee: SK hynix Inc.Inventors: Ki Hong Lee, Ki Hong Yang, Yong Hyun Lim
-
Patent number: 11569128Abstract: A semiconductor device includes a substrate including an active pattern, a first interlayer dielectric layer on the substrate, the first interlayer dielectric layer including a recess on an upper portion thereof, and a lower connection line in the first interlayer dielectric layer, the lower connection line being electrically connected to the active pattern, and the lower connection line including a conductive pattern, the recess of the first interlayer dielectric layer selectively exposing a top surface of the conductive pattern, and a barrier pattern between the conductive pattern and the first interlayer dielectric layer, the first interlayer dielectric layer covering a top surface of the barrier pattern.Type: GrantFiled: February 12, 2021Date of Patent: January 31, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Woojin Lee, Hoon Seok Seo, Sanghoon Ahn, Kyu-Hee Han
-
Patent number: 11563129Abstract: The embodiments provide a process for easily producing an electrode having low resistance, easily subjected to post-process and hardly impairing the device; and also provide, as its application, a production process for a photoelectric conversion device. The process comprises the steps of: coating a hydrophobic substrate directly with a dispersion of metal nanomaterial, to form a metal nanomaterial layer, coating the surface of the metal nanomaterial layer with a dispersion of carbon material, to form a carbon material layer and thereby to form an electrode layer comprising a laminate of the metal nanomaterial layer and the carbon material layer, pressing the carbon material layer onto a hydrophilic substrate so that the surface of the carbon material layer may be directly fixed on the hydrophilic substrate, and peeling away the hydrophobic substrate so as to transfer the electrode layer onto the hydrophilic substrate.Type: GrantFiled: February 26, 2021Date of Patent: January 24, 2023Assignees: KABUSHIKIKAISHA TOSHIBA, TOSHIBA ENERGY SYSTEMS & SOLUTIONS CORPORATIONInventors: Katsuyuki Naito, Naomi Shida, Yutaka Saita
-
Patent number: 11552268Abstract: A solid-state imaging element including: a photoelectric conversion layer, a first electrode and a second electrode opposed to each other with the photoelectric conversion layer interposed therebetween, a semiconductor layer provided between the first electrode and the photoelectric conversion layer, an accumulation electrode opposed to the photoelectric conversion layer with the semiconductor layer interposed therebetween, an insulating film provided between the accumulation electrode and the semiconductor layer, and a barrier layer provided between the semiconductor layer and the photoelectric conversion layer.Type: GrantFiled: March 4, 2019Date of Patent: January 10, 2023Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Shintarou Hirata, Hideaki Togashi, Yukio Kaneda
-
Patent number: 11538855Abstract: An SOI semiconductor structure, including a substrate layer formed on a back side and a semiconductor layer of a second conductivity type formed on a front side, an insulating layer being disposed between the substrate layer and the semiconductor layer, a three-dimensional Hall sensor structure having a sensor region made up of a monolithic semiconductor body being formed in the semiconductor layer, and the semiconductor body extending from an underside up to the front side, at least three first metallic terminal contacts being formed on the upper side, and at least three second metallic terminal contacts being formed on the underside, the first terminal contacts being offset with respect to the second terminal contacts in a projection perpendicular to the front side, each first terminal contact and each second terminal contact being formed in each case on a highly doped semiconductor contact region of a second conductivity type.Type: GrantFiled: August 6, 2021Date of Patent: December 27, 2022Assignee: TDK-Micronas GmbHInventors: Christian Sander, Martin Cornils
-
Patent number: 11527507Abstract: A microelectronic package may include stacked microelectronic dice, wherein a first microelectronic die is attached to a microelectronic substrate, and a second microelectronic die is stacked over at least a portion of the first microelectronic die, wherein the microelectronic substrate includes a plurality of pillars extending therefrom, wherein the second microelectronic die includes a plurality of pillars extending therefrom in a mirror-image configuration to the plurality of microelectronic substrate pillars, and wherein the second microelectronic die pillars are attached to microelectronic substrate pillars with an attachment material.Type: GrantFiled: October 21, 2020Date of Patent: December 13, 2022Assignee: Intel CorporationInventor: Richard Patten
-
Patent number: 11521895Abstract: A structure of semiconductor device includes a substrate, having a dielectric layer on top. The structure further includes at least two metal elements being adjacent, disposed in the dielectric layer, wherein an air gap is existing between the two metal elements. The air gap has a cross-section of substantially bottle shape with a flat top. A porous dielectric layer is disposed over the substrate, sealing the flat top of the air gap. An inter-layer dielectric layer disposed on the porous dielectric layer.Type: GrantFiled: May 19, 2021Date of Patent: December 6, 2022Assignee: UNITED MICROELECTRONICS CORP.Inventors: Da-Jun Lin, Bin-Siang Tsai, Chich-Neng Chang
-
Patent number: 11513643Abstract: According to an embodiment of the invention, the organic EL device (100) comprises: an element substrate (20) having a substrate (1) and a plurality of organic EL elements (3) supported by the substrate; a thin film encapsulation structure (10) formed above the plurality of organic EL elements and having at least one compound layered body (10S) constituted by a first inorganic barrier layer (12), an organic barrier layer (14) in contact with the upper surface of the first inorganic barrier layer and having a plurality of solid sections spread out discretely, and a second inorganic barrier layer (16) in contact with the upper surface of the first inorganic barrier layer and the upper surfaces of the plurality of solid sections of the organic barrier layer; an organic planarization layer (42) provided above the thin film encapsulation structure and formed from a photosensitive resin; and a touch sensor layer (50) disposed above the organic planarization layer.Type: GrantFiled: December 9, 2020Date of Patent: November 29, 2022Assignee: SAKAI DISPLAY PRODUCTS CORPORATIONInventors: Katsuhiko Kishimoto, Yozo Narutaki
-
Patent number: 11515307Abstract: A method of making a semiconductor device includes: providing a substrate; forming an insulating layer on the substrate; forming a first trench in the insulating layer; forming a first semiconductor layer in the first trench; and removing a portion of the insulating layer to expose the first semiconductor layer.Type: GrantFiled: June 4, 2020Date of Patent: November 29, 2022Assignees: National Applied Research Laboratories, EPISTAR CorporationInventors: Shih-Pang Chang, Guang-Li Luo, Szu-Hung Chen, Wen-Kuan Yeh, Jen-Inn Chyi, Meng-Yang Chen, Rong-Ren Lee, Shih-Chang Lee, Ta-Cheng Hsu
-
Patent number: 11508907Abstract: An ink used in forming a functional layer of a self-luminous element by a printing method, the ink including a functional material and a mixed solvent. The mixed solvent includes solvents each having different vapor pressures. The functional material is dissolved or dispersed in the mixed solvent. A solvent that has a lowest vapor pressure among the solvents has a viscosity of at least 53 mPa·s, and a viscosity of the mixed solvent is 15 mPa·s or less.Type: GrantFiled: December 15, 2020Date of Patent: November 22, 2022Assignee: JOLED INC.Inventor: Masakazu Takata
-
Patent number: 11502080Abstract: In an embodiment, a method includes: forming a gate dielectric layer on an interface layer; forming a doping layer on the gate dielectric layer, the doping layer including a dipole-inducing element; annealing the doping layer to drive the dipole-inducing element through the gate dielectric layer to a first side of the gate dielectric layer adjacent the interface layer; removing the doping layer; forming a sacrificial layer on the gate dielectric layer, a material of the sacrificial layer reacting with residual dipole-inducing elements at a second side of the gate dielectric layer adjacent the sacrificial layer; removing the sacrificial layer; forming a capping layer on the gate dielectric layer; and forming a gate electrode layer on the capping layer.Type: GrantFiled: December 14, 2020Date of Patent: November 15, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Cheng-Yen Tsai, Ming-Chi Huang, Zoe Chen, Wei-Chin Lee, Cheng-Lung Hung, Da-Yuan Lee, Weng Chang, Ching-Hwanq Su
-
Patent number: 11489073Abstract: A semiconductor memory cell comprising an electrically floating body having two stable states is disclosed. A method of operating the memory cell is disclosed.Type: GrantFiled: November 9, 2020Date of Patent: November 1, 2022Assignee: Zeno Semiconductor, Inc.Inventors: Jin-Woo Han, Dinesh Maheshwari, Yuniarto Widjaja
-
Patent number: 11488860Abstract: An integrated circuit device includes a substrate, a landing pad on the substrate, and a through-via structure passing through the substrate and connected to the landing pad. The through-via structure may include a conductive plug, a first conductive barrier layer covering a sidewall and a lower surface of the conductive plug, and a second conductive barrier layer covering a sidewall of the first conductive barrier layer.Type: GrantFiled: July 24, 2020Date of Patent: November 1, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Su-jeong Park, Dong-chan Lim, Kwang-jin Moon, Ju-bin Seo, Ju-Il Choi, Atsushi Fujisaki
-
Patent number: 11476193Abstract: A semiconductor structure includes a substrate including a first surface; a dielectric layer disposed over the first surface of the substrate; a first conductive line surrounded by the dielectric layer and extended over the first surface of the substrate; a second conductive line disposed adjacent to the first conductive line, surrounded by the dielectric layer and extended parallel to the first conductive line; a conductive via disposed over the first conductive line and extended through the dielectric layer; and a cross section of the conductive via substantially parallel to the first surface of the substrate, wherein the cross section of the conductive via is at least partially protruded from the first conductive line towards the second conductive line. Further, a method of manufacturing the semiconductor structure is also disclosed.Type: GrantFiled: September 20, 2020Date of Patent: October 18, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Chi-Ta Lu, Chi-Ming Tsai
-
Patent number: 11450617Abstract: IC structures that include transmission line structures to be integrated with III-N devices are disclosed. An example transmission line structure includes a transmission line of an electrically conductive material provided above a stack of a III-N semiconductor material and a polarization material. The transmission line structure further includes means for reducing electromagnetic coupling between the line and charge carriers present below the interface of the polarization material and the III-N semiconductor material. In some embodiments, said means include a shield material of a metal or a doped semiconductor provided over portions of the polarization material that are under the transmission line. In other embodiments, said means include dopant atoms implanted into the portions of the polarization material that are under the transmission line, and into at least an upper portion of the III-N semiconductor material under such portions of the polarization material.Type: GrantFiled: March 15, 2019Date of Patent: September 20, 2022Assignee: Intel CorporationInventors: Han Wui Then, Marko Radosavljevic, Sansaptak Dasgupta, Nidhi Nidhi, Paul B. Fischer, Rahul Ramaswamy, Walid M. Hafez, Johann Christian Rode
-
Patent number: 11437523Abstract: In a semiconductor device including a transistor including an oxide semiconductor film and a protective film over the transistor, an oxide insulating film containing oxygen in excess of the stoichiometric composition is formed as the protective film under the following conditions: a substrate placed in a treatment chamber evacuated to a vacuum level is held at a temperature higher than or equal to 180° C. and lower than or equal to 260° C.; a source gas is introduced into the treatment chamber so that the pressure in the treatment chamber is set to be higher than or equal to 100 Pa and lower than or equal to 250 Pa; and a high-frequency power higher than or equal to 0.17 W/cm2 and lower than or equal to 0.5 W/cm2 is supplied to an electrode provided in the treatment chamber.Type: GrantFiled: August 6, 2020Date of Patent: September 6, 2022Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Kenichi Okazaki, Toshinari Sasaki, Shuhei Yokoyama, Takashi Hamochi
-
Patent number: 11430834Abstract: A display device, includes a substrate having at least two colored subpixels and a white subpixel separately arranged thereon; a first anode having a first thickness at each of the colored subpixels on the substrate; a second anode, having a thickness smaller than the first thickness, at the white subpixel on the substrate; an organic stack comprising a first stack having a first blue emission layer, a second stack having a second blue emission layer, and a third stack having at least one of emission layers having a longer wavelength than the blue emission layers, which are provided in sequence on the first anode in the colored subpixel and the second anode in the white subpixel; a cathode over the organic stack; and a compensation pattern between the second anode and the substrate.Type: GrantFiled: December 21, 2020Date of Patent: August 30, 2022Assignee: LG DISPLAY CO., LTD.Inventors: Mi-Young Han, Jung-Keun Kim, Tae-Shick Kim
-
Patent number: 11430695Abstract: One or more embodiments are directed to establishing electrical connections through silicon wafers with low resistance and high density, while at the same time maintaining processability for further fabrication. Such connections through silicon wafers enable low resistance connections from the top side of a silicon wafer to the bottom side of the silicon wafer.Type: GrantFiled: November 12, 2020Date of Patent: August 30, 2022Assignee: Quantinuum LLCInventors: Robert Edward Higashi, Son Thai Lu, Elenita Malasmas Chanhvongsak
-
Patent number: 11410972Abstract: A method for manufacturing three-dimensional (3D) integrated circuit (IC) is provided. In some embodiments, a second IC die is formed and bonded to a first IC die by a first bonding structure. A third IC die is formed and bonded to the second IC die by a second bonding structure. The second bonding structure is formed between back sides of the second IC die and the third IC die opposite to corresponding interconnect structures and comprises a first TSV (through substrate via) disposed through a second substrate of the second IC die and a second TSV disposed through a third substrate of the third IC die. In some further embodiments, the second bonding structure is formed by forming conductive features with oppositely titled sidewalls disposed between the first TSV and the second TSV.Type: GrantFiled: June 9, 2020Date of Patent: August 9, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kuo-Ming Wu, Ching-Chun Wang, Dun-Nian Yaung, Hsing-Chih Lin, Jen-Cheng Liu, Min-Feng Kao, Yung-Lung Lin, Shih-Han Huang, I-Nan Chen