Patents Examined by Elias M. Ullah
-
Patent number: 11744079Abstract: A semiconductor device includes an upper-level layer having a cell array region, a cell contact region and a dummy region on a substrate. The upper-level layer includes a semiconductor layer, a cell array structure including first and second stack structures sequentially stacked on the semiconductor layer of the cell array region, the first and second stack structures comprising stacked electrodes, a first staircase structure on the semiconductor layer of the cell contact region, the electrodes extending from the cell array structure into the first staircase structure such that the cell array structure is connected to the first staircase structure, a vertical channel structure penetrating the cell array structure, a dummy structure in the dummy region, the dummy structure at the same level as the second stack structure, the dummy structure including stacked first layers, and cell contact plugs in the cell contact region and connected to the first staircase structure.Type: GrantFiled: September 13, 2021Date of Patent: August 29, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Donghoon Kwon, Chang-Sun Hwang, Chungki Min
-
Patent number: 10410997Abstract: Light emitting diode (LED) devices and methods. An example apparatus can include a substrate, one or more LEDs, light-transmissive encapsulation material, and a reflective material covering a portion of the encapsulation material to form a defined opening. The opening allows light emitted from an LED to pass through in a prescribed manner. In some embodiments, the apparatus can be subsequently treated to modify the surface having the opening. In other embodiments, the reflective material can be disposed on a lateral surface of the encapsulation material to reflect light in a desired direction.Type: GrantFiled: May 11, 2017Date of Patent: September 10, 2019Assignee: Cree, Inc.Inventors: Troy Gould, Colin Kelly Blakely, Jesse Colin Reiherzer, Joseph G. Clark
-
Patent number: 10361136Abstract: It is an object of the present invention to provide a semiconductor device which allows an increase in the number of semiconductor elements mounted in parallel and prevents a shape of an insulating substrate onto which the semiconductor elements are mounted, from being laterally long, and provide a semiconductor module including such semiconductor device. A semiconductor device according to the present invention includes an insulating substrate, a metal pattern which is a continuous piece and is bonded to one main surface of the insulating substrate, and a plurality of switching elements which are bonded to a surface opposite to the insulating substrate on the metal pattern, and the plurality of switching elements are arranged in a matrix of two or more rows and two or more columns on the metal pattern.Type: GrantFiled: September 29, 2015Date of Patent: July 23, 2019Assignee: Mitsubishi Electric CorporationInventors: Shigeru Hasegawa, Isao Umezaki, Ryo Tsuda, Yukimasa Hayashida, Ryutaro Date
-
Patent number: 10256139Abstract: A method of forming metal lines that are aligned to underlying metal features that includes forming a neutral layer atop a hardmask layer that is overlying a dielectric layer. The neutral layer is composed of a neutral charged di-block polymer. Patterning the neutral layer, the hardmask layer and the dielectric layer to provide openings that are filled with a metal material to provide metal features. A self-assembled di-block copolymer material is deposited on a patterned surface of the neutral layer and the metal features. The self-assembled di-block copolymer material includes a first block composition with a first affinity for alignment to the metal features. The first block composition of the self-assembled di-block copolymer is converted to a metal that is self-aligned to the metal features.Type: GrantFiled: March 23, 2017Date of Patent: April 9, 2019Assignee: International Business Machines CorporationInventors: Markus Brink, Michael A. Guillorn, Chung-Hsun Lin, HsinYu Tsai
-
Patent number: 10256316Abstract: Fabricating a steep-switch transistor includes receiving a semiconductor structure including a substrate, a fin disposed on the substrate, a source/drain disposed on the substrate adjacent to the fin, a gate disposed upon the fin, a cap disposed on the gate, a trench contact formed on and in contact with the source/drain, and a source/drain contact formed on an in contact with the trench contact. A recess is formed in a portion of the source/drain contact using a recess patterning process. A bi-stable resistive system (BRS) material is deposited in the recess in contact with the portion of the source/drain contact. A metallization layer is formed in contact upon the BRS material, a portion of the source/drain contact, the BRS material, and a portion of the metallization layer contact forming a reversible switch.Type: GrantFiled: February 12, 2018Date of Patent: April 9, 2019Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Julien Frougier, Nicolas Loubet, Ruilong Xie, Daniel Chanemougame, Ali Razavieh, Kangguo Cheng
-
Patent number: 10236378Abstract: An integrated electronic device having a semiconductor body including: a first electrode region having a first type of conductivity; and a second electrode region having a second type of conductivity, which forms a junction with the first electrode region. The integrated electronic device further includes a nanostructured semiconductor region, which extends in one of the first and second electrode regions.Type: GrantFiled: March 13, 2017Date of Patent: March 19, 2019Assignee: STMICROELECTRONICS S.R.L.Inventors: Marco Sambi, Fabrizio Fausto Renzo Toia, Marco Marchesi, Marco Morelli, Riccardo Depetro, Giuseppe Barillaro, Lucanos Marsilio Strambini
-
Patent number: 10217852Abstract: Device structures and fabrication methods for heterojunction bipolar transistors. A trench isolation region surrounds an active region that includes a collector, and a base layer includes a first section composed of a single-crystal semiconductor material that is arranged over the active region and a second section composed of polycrystalline semiconductor material that is arranged over the trench isolation region. A first semiconductor layer of the second section of the base layer is removed selective to a second semiconductor layer of the second section of the base layer to define a gap arranged in a vertical direction between the second semiconductor layer of the second section of the base layer and the trench isolation region. An emitter is formed on the first section of the base layer.Type: GrantFiled: April 9, 2018Date of Patent: February 26, 2019Assignee: GLOBALFOUNDRIES Inc.Inventors: Qizhi Liu, Vibhor Jain, James W. Adkisson, James R. Elliott
-
Patent number: 10217705Abstract: A semiconductor device includes a first conductive element, a first insulating layer and a second insulating layer sequentially disposed on the first conductive element, a conductive via passing through the first insulating layer and the second insulating layer. The conductive via is connected to the first conductive element. The semiconductor device includes a via extension portion disposed in the second insulating layer that extends along an upper surface of the first insulating layer from one side surface of the conductive via, and a second conductive element disposed on the second insulating layer that is connected to the via extension portion.Type: GrantFiled: February 13, 2018Date of Patent: February 26, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Yubo Qian, Byung Sung Kim, Hyeon Uk Kim, Young Gook Park, Chul Hong Park
-
Patent number: 10214689Abstract: Provided are a fluorescent material including a high light emission intensity and a light emitting device using the same. The present fluorescent material includes at least an A element, a M element, a D element, a E element, and an X element, wherein the A element is at least one element selected from the group consisting of Sr, Mg, Ca, and Ba; the M element is at least one element selected from the group consisting of Eu, Mn, Ce, Pr, Nd, Sm, Tb, Dy, and Yb; the D element is at least one element selected from the group consisting of Si, Ge, Sn, Ti, Zr, and Hf, the E element is at least one element selected from the group consisting of Al, B, Ga, In, Sc, Y, and La; the X element is at least one element selected from the group consisting of O, N, and F; and a molar ratio of the M element to the sum of the A element and the M element [M/(A+M)] is 0.06 or less.Type: GrantFiled: December 15, 2017Date of Patent: February 26, 2019Assignees: NATIONAL INSTITUTE FOR MATERIALS SCIENCE, NICHIA CORPORATIONInventors: Naoto Hirosaki, Takashi Takeda, Shiro Funahashi, Takayuki Shinohara, Shoji Hosokawa
-
Patent number: 10192780Abstract: Methods of self-aligned double patterning and improved interconnect structures formed by self-aligned double patterning. A mandrel line including an upper layer and a lower layer is formed over a hardmask. A non-mandrel cut block is formed over a portion of a non-mandrel line, after which the upper layer of the mandrel line is removed. An etch mask is formed over a first section of the lower layer of the mandrel line defining a mandrel cut block over a first portion of the hardmask. The first section of the lower layer is arranged between adjacent second sections of the lower layer. The second sections of the lower layer of the mandrel line are removed to expose respective second portions of the hardmask, and the second portions of the hardmask are removed to form a trench. The mandrel cut block masks the first portion of the hardmask during the etching process.Type: GrantFiled: May 29, 2018Date of Patent: January 29, 2019Assignee: GLOBALFOUNDRIES Inc.Inventors: Xiaohan Wang, Jiehui Shu, Brendan O'Brien, Terry A. Spooner, Jinping Liu, Ravi Prakash Srivastava
-
Patent number: 10192809Abstract: There are provided a semiconductor array and a method for producing a micro device, in which the semiconductor laminate used in the micro device can be readily separated from the substrate. The semiconductor array includes a substrate, a bridging portion bridged to the substrate, a plurality of semiconductor laminates arranged on the bridging portion, and first voids defined by the substrate and the bridging portion. The bridging portion has a plurality of through holes formed at least one of the leg portion and the top portion. The first void communicates with the outside of the semiconductor array via the through holes. Each of the semiconductor laminates is in direct contact with each of the top portions.Type: GrantFiled: December 19, 2017Date of Patent: January 29, 2019Assignee: TOYODA GOSEI CO., LTD.Inventor: Koji Okuno
-
Patent number: 10192885Abstract: A semiconductor device includes a bulk substrate of a first conductivity type, a first semiconductor on insulator (SOI) block in the bulk substrate, a first well of the first conductivity type in the first SOI block, a second well of a second conductivity type in the first SOI block, a first guard ring of the first conductivity type in the first SOI block around at least a portion of a periphery of the first SOI block, and a second guard ring of the second conductivity type in the first SOI block around at least a portion of the periphery of the first SOI block. The first conductivity type is different than the second conductivity type.Type: GrantFiled: July 31, 2017Date of Patent: January 29, 2019Assignee: NXP USA, Inc.Inventors: Chi-Min Yuan, David R. Tipple
-
Patent number: 10186579Abstract: A semiconductor device includes a device isolation layer on a substrate, a first active pattern defined by the device isolation layer, and source/drain regions. The first active pattern extends in a first direction and includes a channel region between a pair of recesses formed at an upper portion of the first active pattern. The source/drain regions fill the pair of recesses in the first active pattern. Each of the source/drain regions include a first semiconductor pattern in the recess and a second semiconductor pattern on the first semiconductor pattern. The source/drain region have an upper portion whose width is less than a width of its lower portion. The second semiconductor pattern has an upper portion whose width is less than a width of its lower portion. The upper portion of the second semiconductor pattern is positioned higher than a top surface of the channel region.Type: GrantFiled: January 4, 2018Date of Patent: January 22, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Kyungseok Min, Sung Dae Suk, JeongYun Lee
-
Patent number: 10177309Abstract: According to one embodiment, a memory device includes a nonvolatile memory element including a stacked structure and having a first resistive state and a second resistive state having higher resistance than the first resistive state, the stacked structure including a first layer containing bismuth (Bi) and tellurium (Te) and a second layer containing germanium (Ge) and tellurium (Te).Type: GrantFiled: February 27, 2018Date of Patent: January 8, 2019Assignee: KABUSHIKI KAISHA TOSHIBAInventor: Yoshiki Kamata
-
Patent number: 10177163Abstract: One illustrative device disclosed a floating gate capacitor located in and above a first region of an SOI substrate located on a first side of an isolation trench and a transistor device located in and above a second region of the SOI substrate that is on the opposite side of the isolation trench. The device also includes a control gate formed in the bulk semiconductor layer in the first region and a gate structure that extends across the isolation trench and above the first and second regions. A first portion of the gate structure is positioned above the first region and the control gate and a second portion of the gate structure is positioned above the second region, wherein the first portion of the gate structure constitutes a floating gate for the floating gate capacitor and the second portion of the gate structure constitutes a transistor gate structure for the transistor device.Type: GrantFiled: February 13, 2018Date of Patent: January 8, 2019Assignee: GLOBALFOUNDRIES Inc.Inventors: Nigel Chan, Elliot John Smith
-
Patent number: 10170401Abstract: An integrated power module comprising a power board including at least one power switching device, a driver board including at least one driver for driving a gate of the at least one power switching device, and an interconnection extending across the power board and the driver board mechanically connecting the power board and the driver board together. Included are a lead frame to which the power board and the driver board are mounted, and a package encapsulating the power board and the driver board mounted on the lead frame. Also disclosed is a method for manufacturing the integrated power module.Type: GrantFiled: July 15, 2016Date of Patent: January 1, 2019Assignee: Mosway Technologies LimitedInventors: Celement Chiu Sing Tse, Peter On Bon Chan, Chi Keung Tang
-
Patent number: 10163901Abstract: Methods for preventing step-height difference of flash and logic gates in FinFET devices and related devices are provided. Embodiments include forming fins in flash and logic regions; recessing an oxide exposing an upper portion of the fins; forming an oxide liner over the upper portion in the flash region; forming a polysilicon gate over and perpendicular to the fins in both regions; removing the gate from the logic region and patterning the gate in the flash region forming a separate gate over each fin; forming an ONO layer over the gates in the flash region; forming a second polysilicon gate over and perpendicular to the fins in both regions; planarizing the second polysilicon gate exposing a portion of the ONO layer over the gates in the flash region; forming and patterning a hardmask, exposing STI regions between the flash and logic regions; and forming an ILD over the STI regions.Type: GrantFiled: June 23, 2017Date of Patent: December 25, 2018Assignee: GLOBALFOUNDRIES SINGAPORE PTE. LTD.Inventors: Ming Zhu, Pinghui Li, Su Yi Susan Yeow, Yiang Aun Nga, Danny Pak-Chum Shum, Eng Huat Toh
-
Patent number: 10163866Abstract: A semiconductor device and method that utilize a surface device are provided. In an embodiment a fuse line comprises an underbump metallization which has two separate, electrically isolated parts. The two parts are bridged by an external connector, such as a solder ball in order to electrically connect the surface device. When, after testing, the surface device is determined to be defective, the fuse line may be disconnected by removing the external connector from the two separate parts, electrically isolating the surface device. In another embodiment the surface is located beneath a package within an integrated fan out package or is part of a multi-fan out package.Type: GrantFiled: September 27, 2017Date of Patent: December 25, 2018Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsien-Wei Chen, Ying-Ju Chen, An-Jhih Su, Jie Chen
-
Patent number: 10164019Abstract: A method for forming a semiconductor device includes forming at least one graphene layer on a surface of a semiconductor substrate. The method further includes forming a silicon carbide layer on the at least one graphene layer.Type: GrantFiled: July 14, 2016Date of Patent: December 25, 2018Assignee: Infineon Technologies AGInventors: Roland Rupp, Guenther Ruhl, Hans-Joachim Schulze
-
Patent number: 10157825Abstract: A structure includes a metal pad, a passivation layer having a portion covering edge portions of the metal pad, and a dummy metal plate over the passivation layer. The dummy metal plate has a plurality of through-openings therein. The dummy metal plate has a zigzagged edge. A dielectric layer has a first portion overlying the dummy metal plate, second portions filling the first plurality of through-openings, and a third portion contacting the first zigzagged edge.Type: GrantFiled: November 21, 2016Date of Patent: December 18, 2018Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Cheng-Hsien Hsieh, Hsien-Wei Chen, Chi-Hsi Wu, Chen-Hua Yu, Der-Chyang Yeh, Li-Han Hsu, Wei-Cheng Wu