Patents Examined by Glenn A. Auve
-
Patent number: 11971839Abstract: Disclosed are various approaches for exposing peripheral component interconnect express (PCIe) configuration space implementations as Enhanced Configuration Access Mechanism (ECAM)-compatible. In some examples, a bridge device is identified on a segment corresponding to a root complex of a computing device. An endpoint device is connected to a bus downstream from the bridge device. A synthetic segment identifier is assigned to the bus once the endpoint device is identified as connected to the bus. Synthetic address data is generated for the endpoint device. The synthetic address data includes the synthetic segment identifier for the bus and sets a bus identifier of the bus to zero regardless of a hierarchical position of the bus in a standard peripheral component interconnect express (PCIe) bus hierarchy.Type: GrantFiled: July 20, 2022Date of Patent: April 30, 2024Assignee: VMware, Inc.Inventor: Andrei Warkentin
-
Patent number: 11971842Abstract: A communication device includes a communication unit configured to transmit a serial signal group conforming to a serial peripheral interface (SPI) and transmitted from a master in synchronization with a clock to a communication partner device as a batch of data blocks within one frame period of a predetermined communication protocol, or transmit the serial signal group to the communication partner device as a plurality of data blocks divided according to a plurality of frame periods.Type: GrantFiled: August 18, 2021Date of Patent: April 30, 2024Assignee: Sony Semiconductor Solutions CorporationInventors: Toshihisa Hyakudai, Junya Yamada, Satoshi Ota
-
Patent number: 11971838Abstract: A data transmission apparatus includes: a first port and a second port which are selected by a first control signal; a first signal path and a second signal path which are selected by a second control signal. When a memory card satisfies a first condition, the first control signal selects the first port and the second control signal selects the first signal path, the data transmission apparatus connects the host device and the memory card via the first port and the first signal path and works in a first transmission mode. When the memory card satisfies a second condition, the first control signal selects the second port and the second control signal selects the second signal path, the data transmission apparatus connects the host device and the memory card via the second port and the second signal path and works in a second transmission mode.Type: GrantFiled: March 2, 2022Date of Patent: April 30, 2024Assignee: SUZHOU BAYHUB ELECTRONICS TECHNOIInventors: Yishao-Max Huang, Xiaoguang Yu, Katsutoshi Akagi, Hongzhang Wang, Zhenlun Allen Li
-
Patent number: 11966603Abstract: A memory system and an operating method thereof are disclosed. An operating method of a memory system including a nonvolatile memory device and a controller configured to control the nonvolatile memory device includes the controller updating original data of firmware stored in the nonvolatile memory device, the controller transmitting a notification signal, which notifies a host device of completion of the updating of the original data, to the host device when the updating of the original data is completed, and the controller updating backup data of the firmware stored in the nonvolatile memory device after the notification signal is transmitted.Type: GrantFiled: February 7, 2023Date of Patent: April 23, 2024Assignee: SK hynix Inc.Inventor: Joo Young Lee
-
Patent number: 11960433Abstract: Apparatuses, systems, and techniques to route data transfers between hardware devices. In at least one embodiment, a path over which to transfer data from a first hardware component of a computer system to a second hardware component of a computer system is determined based, at least in part, on one or more characteristics of different paths usable to transfer the data.Type: GrantFiled: September 23, 2021Date of Patent: April 16, 2024Assignee: NVIDIA Technologies, Inc.Inventors: Kiran Kumar Modukuri, Christopher J. Newburn, Saptarshi Sen, Akilesh Kailash, Sandeep Joshi
-
Patent number: 11947797Abstract: A device that may communicate with at least one device is disclosed. The device may include a communication component to communicate with the devices over a channels about data associated with the devices. The device may also include reception component that may receive a request for information from a host. The device may also include a transmission component to send the data about the devices to the host.Type: GrantFiled: August 20, 2021Date of Patent: April 2, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sompong Paul Olarig, Son T. Pham
-
Patent number: 11928071Abstract: Examples relate to apparatuses, devices, methods and computer programs for a Root Complex (RC) and/or for an Endpoint (EP) of a PCIe (Peripheral Component Interconnect express) system, to a PCIe system and to a gateway device comprising a PCIe system. An apparatus configured for a RC of a PCIe system comprises a memory and one or more processors, which are configured to generate a PCIe VDM (Vendor Defined Message) message for an EP of the PCIe system.Type: GrantFiled: March 27, 2020Date of Patent: March 12, 2024Assignee: MaxLinear, Inc.Inventors: Chuanhua Lei, Jiaxiang Shi
-
Patent number: 11928072Abstract: A controller includes a physical layer interface circuit configured to support a first port and a second port both conforming to a PCIe standard, the first port including a first number of lanes with a first order, the second port including a second number of lanes with a second order, and the first number of lanes and the second number of lanes being connected to the physical layer interface circuit via traces arranged in an order in which at least a part of the first order and at least a part of the second order are changed based on Lane Reversal conforming to the PCIe standard.Type: GrantFiled: March 3, 2022Date of Patent: March 12, 2024Assignee: KIOXIA CORPORATIONInventor: Hiroshi Tsurumi
-
Patent number: 11928002Abstract: Embodiments of the present disclosure provide a data transmission method, apparatuses, and a smart watch device. A first BLE module of a first MCU of a smart watch receives an instruction of transmitting data which includes an instruction of transmitting the data to an AP of the smart watch or a mobile terminal. The first BLE module determines whether the AP is in a wake-up state if the instruction is to transmit the data to the AP, and transmits the data to a second BLE module of the AP through a RFCOMM interface if the AP is determined to be in the wake-up state, otherwise, buffers the to-be-transmitted data. The first BLE module synchronizes state information to the second BLE module if the instruction is to transmit the data to the mobile terminal, and transmits the data to the mobile terminal through the RFCOMM interface.Type: GrantFiled: November 24, 2020Date of Patent: March 12, 2024Assignee: Mobvoi Information Technology Company LimitedInventors: Wenjie Zhou, Bo Zhang, Yuanyuan Li
-
Patent number: 11921659Abstract: Computing architectures, platforms, and systems are provided herein. In one example, system is provided. The system includes a management processor configured to initiate a communication arrangement between a first endpoint device coupled to a communication fabric and a second endpoint device coupled to the communication fabric. The communication arrangement is configured to redirect a transfer from the first endpoint device based on an address corresponding to an address range of the second endpoint device without passing the transfer through a host processor coupled to the communication fabric that executes an application initiating the transfer.Type: GrantFiled: January 9, 2023Date of Patent: March 5, 2024Assignee: Liqid Inc.Inventors: James Scott Cannata, Christopher R. Long, Sumit Puri, Bryan Schramm
-
Patent number: 11914718Abstract: The present disclosure relates to a method for booting a processing device, the method including: generating, by a monotonic counter and during a first boot phase, a first count value; transmitting, by the monotonic counter, the first count value to an access control circuit of a memory; reading, on the basis of the first count value, first data stored in the memory; and generating, by the monotonic counter and during a second boot phase, a second count value greater than the first count value. The access control circuit of the memory is configured so that the reading of the first data is not authorized on the basis of the second count value.Type: GrantFiled: March 29, 2022Date of Patent: February 27, 2024Assignees: STMicroelectronics (Alps) SAS, STMicroelectronics (Grand Ouest) SASInventors: Franck Albesa, Nicolas Anquet
-
Patent number: 11907146Abstract: System and method for implementing accelerated memory transfers in an integrated circuit includes identifying memory access parameters for configuring memory access instructions for accessing a target corpus of data from within a defined region of an n-dimensional memory; converting the memory access parameters to direct memory access (DMA) controller-executable instructions, wherein the converting includes: (i) defining dimensions of a data access tile based on a first parameter of the memory access parameters; (ii) generating multi-directional data accessing instructions that, when executed, automatically moves the data access tile along multiple distinct axes within the defined region of the n-dimensional memory based at least on a second parameter of the memory access parameters; transferring a corpus of data from the n-dimensional memory to a target memory based on executing the DMA controller-executable instructions.Type: GrantFiled: November 15, 2022Date of Patent: February 20, 2024Assignee: quadric.io, Inc.Inventors: Aman Sikka, Marian Petre, Nigel Drego, Veerbhan Kheterpal
-
Patent number: 11907008Abstract: A communication apparatus includes a communication circuit, a clock supply circuit, a CPU and a memory storing a program which, when executed by the CPU, causes the communication apparatus to function as a control unit which causes the communication circuit to operate in one of a first mode in which the communication circuit performs a normal communication with the external apparatus and a second mode in which the communication circuit operates with lower power consumption than in the first mode. In the second mode, the control unit controls the clock supply circuit so as not to supply the clock signal to the communication circuit. While the communication circuit is operating in the second mode and the clock signal is not being supplied to the communication circuit, the control unit controls the clock supply circuit to start supply of the clock signal to the communication circuit in response to a predetermined signal.Type: GrantFiled: February 23, 2022Date of Patent: February 20, 2024Assignee: Canon Kabushiki KaishaInventor: Hiroaki Niitsuma
-
Patent number: 11907035Abstract: An interface of a device is used to couple to another device and includes a set of data pins to support high speed data communication on an interconnect link between the devices based on an interconnect protocol. The interface further includes at least one auxiliary pin to support a particular signal defined by the interconnect protocol. The device is further configurated to generate hint data for use by the other device and send the hint data as a sideband signal to the other device over the auxiliary pin, where the sideband signal is distinct from signals defined for the auxiliary pin by the interconnect protocol.Type: GrantFiled: May 15, 2020Date of Patent: February 20, 2024Assignee: Intel CorporationInventors: Ang Li, David J. Harriman, Kuan Hua Tan
-
Patent number: 11899933Abstract: A management device that may communicate with at least one devices is disclosed. The management device may include a communication logic to communicate with the devices over a communication channels about data associated with the devices. The management device may also include reception logic that may receive a query from a host. The query may request information from the management device about the devices. The management device may also include a transmission logic to send the data about the devices to the host. The host may be configured to send a message to the devices.Type: GrantFiled: November 16, 2020Date of Patent: February 13, 2024Inventors: Sompong Paul Olarig, Son T. Pham
-
Patent number: 11892871Abstract: A host circuit includes a first clock generator, a first input output interface, a first communication interface, and a first processor. The first clock generator generates a first clock signal. The first processor outputs a trigger signal through the first input output interface, records a first clock count of the first clock generator at the same time, and outputs the first clock count through the first communication interface. A slave circuit includes a second clock generator, a second input output interface, a second communication interface, and a second processor. The second clock generator generates a second clock signal. When receiving the trigger signal, the second processor records a second clock count of the second clock generator, and calculates a time difference between the first clock signal and the second clock signal according to the first clock count and the second clock count.Type: GrantFiled: March 2, 2022Date of Patent: February 6, 2024Assignee: Realtek Semiconductor Corp.Inventors: Po-Lin Wei, Ching-Lung Chen
-
Patent number: 11886374Abstract: Examples relate to apparatuses, devices, methods and computer programs for a Root Complex (RC) and/or for an Endpoint (EP) of a PCIe (Peripheral Component Interconnect express) system, to a PCIe system and to a gateway device comprising a PCIe system. An apparatus configured for a RC of a PCIe system comprises a memory and one or more processors, which are configured to generate a PCIe VDM (Vendor Defined Message) message for an EP of the PCIe system.Type: GrantFiled: March 27, 2020Date of Patent: January 30, 2024Assignee: MaxLinear, Inc.Inventors: Chuanhua Lei, Jiaxiang Shi
-
Patent number: 11880706Abstract: A interrupt control system and method based on RISC-V comprises a processor, a fast interrupt controller, a Caller-save type general-purpose register, and a hardware memory area; the hardware memory area is used for storing a value of the Caller-save type general-purpose register during an interrupt response; and the fast interrupt controller is used for storing the value of the Caller-save type general-purpose register into the hardware memory area, or loading back a content from the hardware memory area into the Caller-save type general-purpose register, and further storing a value of a control and status register set into the hardware memory area when a nested interrupt occurs; which improve an interrupt handling speed of a RISC-V architecture processor, simplify the program development difficulty, expand an application field of the RISC-V as a core single chip microcomputer, and particularly have a wide prospect in the embedded application field.Type: GrantFiled: October 15, 2021Date of Patent: January 23, 2024Assignee: NANJING QINHENG MICROELECTRONICS CO., LTD.Inventor: Qinghe Que
-
Patent number: 11880332Abstract: A bus system is provided. A plurality of slave devices are electrically connected to a master device through an enhanced serial peripheral interface (eSPI) bus. The slave devices are electrically connected together via a control line. A first slave device is configured to provide a first clock signal to each second slave device via the control line, so that a second clock signal of each second slave device is synchronized with the first clock signal. After the second clock signals are synchronized with the first clock signal, each second slave device is configured to adjust a phase of the second clock signal in a clock phase shift stage, so that each second clock signal has a phase difference with the first clock signal. The phase differences between the second clock signals of the second slave devices and the first clock signal are different.Type: GrantFiled: March 4, 2022Date of Patent: January 23, 2024Assignee: NUVOTON TECHNOLOGY CORPORATIONInventors: Kang-Fu Chiu, Chih-Hung Huang, Hao-Yang Chang
-
Patent number: 11874695Abstract: A storage device and a storage system including the same are provided. The storage device includes a reference clock pin configured to receive a reference clock signal from a host, a reference clock frequency determination circuitry configured to determine a reference clock frequency from the reference clock signal received through the reference clock pin, and a device controller circuitry configured to perform a high speed mode link startup between the host and the storage device according to the reference clock frequency.Type: GrantFiled: December 9, 2022Date of Patent: January 16, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Kwanwoo Noh, Sungho Seo, Yongwoo Jeong, Dongwoo Nam, Myungsub Shin, Hyunkyu Jang