Patents Examined by Hoa B. Trinh
-
Patent number: 11973048Abstract: A semiconductor package includes a first die having a first surface, a first conductive bump over the first surface and having first height and a first width, a second conductive bump over the first surface and having a second height and a second width. The first width is greater than the second width and the first height is substantially identical to the second height. A method for manufacturing the semiconductor package is also provided.Type: GrantFiled: November 8, 2021Date of Patent: April 30, 2024Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: An-Nong Wen, Ching-Han Huang, Ching-Ho Chang
-
Patent number: 11973063Abstract: A semiconductor assembly includes a semiconductor package that includes first and second transistor dies embedded within a package body, the first and second transistor dies being arranged laterally side by side within the package body such that a first load terminal of the first transistor die faces an upper surface of the package body and such that a second load terminal of the second transistor die faces the upper surface of the package body, and a discrete capacitor mounted on the semiconductor package such that a first terminal of the discrete capacitor is directly over and electrically connected to the first load terminal of the first semiconductor die and such that a second terminal of the discrete capacitor is directly over and electrically connected with the second load terminal of the second semiconductor die.Type: GrantFiled: July 19, 2021Date of Patent: April 30, 2024Assignee: Infineon Technologies AGInventors: Urban Medic, Eung San Cho, Tomasz Naeve
-
Patent number: 11973045Abstract: A semiconductor structure includes: a first substrate, with a first opening being provided on a surface of first substrate; and a first bonding structure positioned in the first opening. The first bonding structure includes a first metal layer and a second metal layer with a melting point lower than that of the first metal layer. The first metal layer includes a first surface in contact with a bottom surface of the first opening and a second surface opposite to the first surface, the second surface is provided with a first groove, an area, not occupied by the first metal layer and the first groove, of the first opening constitutes a second groove, the second metal layer is formed in the first groove and the second groove, and a surface, exposed from the second groove, of the second metal layer constitutes a bonding surface of the first bonding structure.Type: GrantFiled: February 11, 2022Date of Patent: April 30, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: Ling-Yi Chuang
-
Patent number: 11967597Abstract: An electronic device, including an array substrate, a pad portion disposed on the array substrate, and an integrated circuit disposed on the pad portion and comprising a bump portion. The pad portion includes a first sub-pad unit including a first pad having an inclined shape and a second sub-pad unit including a second pad having an inclined shape. The first pad and the second pad are symmetrically arranged with respect to an imaginary line that divides the pad portion. The pad portion is electrically connected with the bump portion.Type: GrantFiled: August 2, 2021Date of Patent: April 23, 2024Assignee: SAMSUNG DISPLAY CO., LTD.Inventor: Dae Geun Lee
-
Patent number: 11961783Abstract: To provide a semiconductor apparatus that makes it possible to further improve the efficiency in heat dissipation, and to provide an electronic apparatus that includes the semiconductor apparatus. A semiconductor apparatus is provided that includes a substrate, a plurality of chips each stacked on the substrate, and a plurality of guard rings each formed on an outer peripheral portion of a corresponding one of the plurality of chips to surround the corresponding one of the plurality of chips, in which at least portions of at least two of the plurality of guard rings are connected to each other through a thermally conductive material. Further, an electric apparatus is provided that includes the semiconductor apparatus.Type: GrantFiled: February 7, 2020Date of Patent: April 16, 2024Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventor: Hitoshi Okano
-
Patent number: 11961804Abstract: An integrated circuit package is disclosed. The integrated circuit package includes a first integrated circuit die, a second integrated circuit die, an organic substrate, wherein both the first integrated circuit die and the second integrated circuit die are connected to the organic substrate, a multi-die interconnect bridge (EMIB) embedded within the organic substrate, and a termination resistor associated with a circuit in the first integrated circuit die, wherein the termination resistor is located within the multi-die interconnect bridge embedded within the organic substrate.Type: GrantFiled: October 28, 2020Date of Patent: April 16, 2024Assignee: Intel CorporationInventors: Mathew J. Manusharow, Jonathan Rosenfeld
-
Patent number: 11955446Abstract: The present disclosure relates to a method for forming a semiconductor device structure. The method includes forming a first semiconductor die and forming a second semiconductor die. The first semiconductor die includes a first metal layer, a first conductive via over the first metal layer, and a first conductive polymer liner surrounding the first conductive via. The second semiconductor die includes a second metal layer, a second conductive via over the second metal layer, and a second conductive polymer liner surrounding the second conductive via. The method also includes forming a conductive structure electrically connecting the first metal layer and the second metal layer by bonding the second semiconductor die to the first semiconductor die. The conductive structure is formed by the first conductive via, the first conductive polymer liner, the second conductive via, and the second conductive polymer liner.Type: GrantFiled: November 23, 2022Date of Patent: April 9, 2024Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Yu-Han Hsueh
-
Patent number: 11948902Abstract: A bonded assembly includes a first semiconductor die containing a first substrate, first semiconductor devices, and first bonding pads laterally surrounded by a first pad-level dielectric layer. The first pad-level dielectric layer includes at least one first encapsulated airgap located between neighboring pairs of first bonding pads and encapsulated by a first dielectric fill material of the first pad-level dielectric layer. The bonded assembly includes a second semiconductor die containing a second substrate, second semiconductor devices, and second bonding pads laterally surrounded by a second pad-level dielectric layer. Each of the second bonding pads is bonded to a respective one of the first bonding pads.Type: GrantFiled: July 8, 2021Date of Patent: April 2, 2024Assignee: SANDISK TECHNOLOGIES LLCInventors: Lin Hou, Peter Rabkin, Adarsh Rajashekhar, Raghuveer S. Makala, Masaaki Higashitani
-
Patent number: 11935824Abstract: An integrated circuit package module includes an integrated circuit package device including a contact element, and a bonding system formed on the integrated circuit package device. The bonding system includes a bonding system substrate and a bonding element formed in the bonding system substrate and conductively coupled to the contact element of the integrated circuit package device. The bonding element includes (a) a conduction component conductively connected to the contact element, the conduction component formed from a first metal having a first melting point, and (b) a bonding component formed from a second metal having a second melting point lower than the first melting point of the first metal.Type: GrantFiled: February 7, 2022Date of Patent: March 19, 2024Assignee: Microchip Technology IncorporatedInventors: Justin Sato, Bomy Chen, Yaojian Leng, Julius Kovats
-
Patent number: 11901295Abstract: A method for semiconductor manufacturing is disclosed. The method includes receiving a device having a first surface through which a first metal or an oxide of the first metal is exposed. The method further includes depositing a dielectric film having Si, N, C, and O over the first surface such that the dielectric film has a higher concentration of N and C in a first portion of the dielectric film near the first surface than in a second portion of the dielectric film further away from the first surface than the first portion. The method further includes forming a conductive feature over the dielectric film. The dielectric film electrically insulates the conductive feature from the first metal or the oxide of the first metal.Type: GrantFiled: April 4, 2022Date of Patent: February 13, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Cheng-Yi Wu, Li-Hsuan Chu, Ching-Wen Wen, Chia-Chun Hung, Chen Liang Chang, Chin-Szu Lee, Hsiang Liu
-
Patent number: 11901318Abstract: An integrated circuit structure includes a substrate with a circuit region thereon and a copper interconnect structure disposed on the substrate. The copper interconnect structure includes an uppermost copper layer covered by a dielectric layer. An aluminum pad layer is provided on the dielectric layer. A metal layer is provided on the circuit region and is located between the uppermost copper layer and the aluminum pad layer.Type: GrantFiled: January 28, 2021Date of Patent: February 13, 2024Assignee: UNITED MICROELECTRONICS CORP.Inventors: Aaron Chen, Chi Ren, Yi Hsin Liu
-
Patent number: 11901269Abstract: A semiconductor package includes: a semiconductor chip having an active surface, on which a connection pad is disposed, and an inactive surface opposite to the active surface; a heat-dissipating member disposed on the inactive surface of the semiconductor chip and including graphite; an encapsulant sealing at least a portion of each of the semiconductor chip and the heat-dissipating member; a capping metal layer disposed directly between the heat-dissipating member and the encapsulant; and a connection structure disposed on the active surface of the semiconductor chip and including a redistribution layer electrically connected to the connection pad, wherein the heat-dissipating member includes holes passing through at least a portion of the heat-dissipating member, and the holes overlap the inactive surface of the semiconductor chip.Type: GrantFiled: March 4, 2022Date of Patent: February 13, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seongchan Park, Sanghyun Kwon, Hyungkyu Kim, Han Kim, Choonkeun Lee, Seungon Kang
-
Patent number: 11901275Abstract: A semiconductor device package includes a substrate, a first insulation layer and an electrical contact. The first insulation layer is disposed on the first surface of the substrate. The electrical contact is disposed on the substrate and has a first portion surrounded by the first insulation layer and a second portion exposed from the first insulation layer, and a neck portion between the first portion and the second portion of the electrical contact. Further, the second portion tapers from the neck portion.Type: GrantFiled: March 15, 2021Date of Patent: February 13, 2024Assignee: ADVANCED SEMICONDUCTOR ENGINEERING KOREA, INC.Inventors: Soonheung Bae, Hyunjoung Kim
-
Patent number: 11894359Abstract: The present disclosure is directed to systems and methods of conductively coupling a plurality of relatively physically small core dies to a relatively physically larger base die using an electrical mesh network that is formed in whole or in part in, on, across, or about all or a portion of the base die. Electrical mesh networks beneficially permit the positioning of the cores in close proximity to support circuitry carried by the base die. The minimal separation between the core circuitry and the support circuitry advantageously improves communication bandwidth while reducing power consumption. Each of the cores may include functionally dedicated circuitry such as processor core circuitry, field programmable logic, memory, or graphics processing circuitry. The use of core dies beneficially and advantageously permits the use of a wide variety of cores, each having a common or similar interface to the electrical mesh network.Type: GrantFiled: January 12, 2022Date of Patent: February 6, 2024Assignee: Intel CorporationInventors: Wilfred Gomes, Mark T. Bohr, Rajesh Kumar, Robert L. Sankman, Ravindranath V. Mahajan, Wesley D. McCullough
-
Patent number: 11895878Abstract: The present disclosure provides a display substrate and a method for manufacturing the same and a display device. The display substrate includes: an array of sub-pixels, a signal line and a first retaining wall structure. A first conductive pattern of the signal line is between a base substrate and a second conductive pattern of the signal line. An orthographic projection of a second portion of the first retaining wall structure on the base substrate partially overlaps an orthographic projection of the first conductive pattern on the base substrate; a boundary of the orthographic projection of the second portion on the base substrate distal to the array of sub-pixels, is between the array of sub-pixels and a boundary of the orthographic projection of the first conductive pattern on the base substrate distal to the array of sub-pixels.Type: GrantFiled: November 25, 2019Date of Patent: February 6, 2024Assignees: CHENGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD., BOE TECHNOLOGY GROUP CO., LTD.Inventors: Erlong Song, Chaoxin Yun, Wenbo Hu, Shun Zhang, Zhengwei Luo, Huijie Meng, Yongkang Zhang
-
Patent number: 11894386Abstract: An array substrate, a manufacturing method thereof, and a display panel are provided. The array substrate includes an active layer, a metal contact layer, a gate insulating layer, a gate layer, a source/drain layer, and a pixel electrode, which are sequentially disposed on a substrate. An insulating area of the metal contact layer corresponds to a channel area of the active layer, and a conductive area of the metal contact layer is disposed at two sides of the insulating area. A source and a drain of the source/drain layer are individually connected to the conductive area. Therefore, a problem of relatively high electrical resistance of a conductorized IGZO area in conventional TFT devices can be solved.Type: GrantFiled: July 9, 2020Date of Patent: February 6, 2024Assignee: SHENZHEN CHINA STAR OPTOELECTRONICS SEMICONDUCTOR DISPLAY TECHNOLOGY CO., LTD.Inventor: Peng Zhang
-
Patent number: 11894332Abstract: According to an exemplary embodiment, a substrate having a first area and a second area is provided. The substrate includes a plurality of pads. Each of the pads has a pad size. The pad size in the first area is larger than the pad size in the second area.Type: GrantFiled: May 28, 2021Date of Patent: February 6, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITEDInventors: Wei-Hung Lin, Hsiu-Jen Lin, Ming-Da Cheng, Yu-Min Liang, Chen-Shien Chen, Chung-Shi Liu
-
Patent number: 11887903Abstract: A semiconductor element is bonded to a circuit pattern integrated with an insulating layer and a heat radiation fin, a case is bonded to a peripheral edge of the heat radiation fin so as to surround the semiconductor element, the circuit pattern, and the insulating layer, and a sealing resin is sealed in a region surrounded by the insulating layer, the circuit pattern, and the case. An internal electrode includes a flat plate-shaped portion, and is provided with a through hole and a pair of bent and inclined-shaped support portions. The support portion is bonded to the circuit pattern, and the upper surface of the semiconductor element, the through hole, and an embossed portion provided around the through hole are bonded. The internal electrode, and an external electrode integrally molded with the case, are bonded.Type: GrantFiled: February 28, 2022Date of Patent: January 30, 2024Assignee: Mitsubishi Electric CorporationInventor: Tomonori Tagami
-
Patent number: 11887910Abstract: An electronic power module includes at least a semiconductor chip having at least one electronic power component and two metal layers between which the semiconductor chip is directly secured. At least a first of the two metal layers forms a redistribution layer having several distinct metal portions, each electrically connected to at least one electrical contact pad of the semiconductor chip, and/or at least one second of the two metal layers includes at least one first structured face arranged against the semiconductor chip and having at least one pad formed in a part of its thickness.Type: GrantFiled: September 2, 2019Date of Patent: January 30, 2024Assignees: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVES, CENTRE NATIONAL DE LA RECHERCHE SCIENTIFIQUEInventors: Kremena Vladimirova, Jean-Christophe Crebier, Julie Widiez
-
Patent number: 11887840Abstract: A semiconductor device includes a substrate. A conductive layer is disposed on the substrate and extends in a first direction. An insulating layer is disposed on the conductive layer and exposes at least a portion of the conductive layer through a via hole. The via hole includes a first face extending in a first slope relative to a top face of the conductive layer. A second face extends in a second slope relative to the top face of the conductive layer that is less than the first slope. A redistribution conductive layer includes a first pad area disposed in the via hole. A line area at least partially extends along the first face and the second face. The first face directly contacts the conductive layer. The second face is positioned at a higher level than the first face in a second direction perpendicular to a top face of the substrate.Type: GrantFiled: February 23, 2022Date of Patent: January 30, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Min Sung Kang, Hyoung Yol Mun, Jun U Jin, Bo Hyun Kim, Sung Dong Cho, Won Hee Cho