Patents Examined by Hrayr A. Sayadian
-
Patent number: 11967553Abstract: The present disclosure provides a semiconductor package, including a first semiconductor structure, including an active region in a first substrate portion, wherein the active region includes at least one of a transistor, a diode, and a photodiode, a first bonding metallization over the first semiconductor structure, a first bonding dielectric over the first semiconductor structure, surrounding and directly contacting the first bonding metallization, a second semiconductor structure over a first portion of the first semiconductor structure, wherein the second semiconductor structure includes a conductive through silicon via, a second bonding dielectric at a back surface of the second semiconductor structure, a second bonding metallization surrounded by the second bonding dielectric and directly contacting the second bonding dielectric, and a conductive through via over a second portion of the first semiconductor structure different from the first portion.Type: GrantFiled: March 18, 2022Date of Patent: April 23, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Ming-Fa Chen, Sung-Feng Yeh, Chen-Hua Yu
-
Patent number: 11919769Abstract: A method includes fusion bonding a handle wafer to a first side of a device wafer. The method further includes depositing a first mask on a second side of the device wafer, wherein the second side is planar. A plurality of dimple features is formed on an exposed portion on the second side of the device wafer. The first mask is removed from the second side of the device wafer. A second mask is deposited on the second side of the device wafer that corresponds to a standoff. An exposed portion on the second side of the device wafer is etched to form the standoff. The second mask is removed. A rough polysilicon layer is deposited on the second side of the device wafer. A eutectic bond layer is deposited on the standoff. In some embodiments, a micro-electro-mechanical system (MEMS) device pattern is etched into the device wafer.Type: GrantFiled: November 29, 2022Date of Patent: March 5, 2024Assignee: InvenSense, Inc.Inventors: Ashfaque Uddin, Daesung Lee, Alan Cuthbertson
-
Patent number: 11916101Abstract: A capacitive device including a metallic layer; a network of nanotube or nanowire bundles that extend from a face of the metallic layer; a capacitive stack covering the metallic layer and the nanotube bundles in a conforming manner, the stack including an upper conducting layer and an insulating layer, the device including a capacitive zone and a lower contact zone, the capacitive zone being a zone wherein the upper conducting layer encapsulates the nanotube bundles and the insulating layer, while the lower contact zone is a zone wherein the capacitive stack leaves the free ends exposed, and the insulating layer encapsulates the upper conducting layer.Type: GrantFiled: February 9, 2021Date of Patent: February 27, 2024Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Thierry Claret, Delphine Ferreira
-
Patent number: 11910674Abstract: A display device is disclosed, and the display device includes a substrate including first to third display regions, the second and the third display regions being spaced from each other, each of the second and third display regions having an area smaller than that of the first display region and being continuous to the first display region, first to third pixels in the first to third display regions, first to third lines connected to the first to third pixels, and a dummy part configured to compensate for a difference between a load value of the first lines and load values of the second and third lines, wherein the second display region includes a first sub-region adjacent to the first display region and a second sub-region spaced from the first display region, and the third display region includes a third sub-region adjacent to the first display region and a fourth sub-region spaced from the first display region.Type: GrantFiled: February 18, 2022Date of Patent: February 20, 2024Assignee: Samsung Display Co., Ltd.Inventors: Hyung Jun Park, Yang Wan Kim, Byung Sun Kim, Su Jin Lee, Jae Yong Lee, Ji Hyun Ka, Tae Hoon Kwon, Jin Tae Jeong, Seung Ji Cha
-
Patent number: 11901388Abstract: Various embodiments of the present application are directed towards a semiconductor-on-insulator (SOI) DoP image sensor and a method for forming the SOI DoP image sensor. In some embodiments, a semiconductor substrate comprises a floating node and a collector region. A photodetector is in the semiconductor substrate and is defined in part by a collector region. A transfer transistor is over the semiconductor substrate. The collector region and the floating node respectively define source/drain regions of the transfer transistor. A semiconductor mesa is over and spaced from the semiconductor substrate. A readout transistor is on and partially defined by the semiconductor mesa. The semiconductor mesa is between the readout transistor and the semiconductor substrate. A via extends from the floating node to a gate electrode of the readout transistor.Type: GrantFiled: June 23, 2021Date of Patent: February 13, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jhy-Jyi Sze, Dun-Nian Yaung, Alexander Kalnitsky
-
Patent number: 11903246Abstract: An electronic device includes: a base substrate including an active region, which includes a sensing region, and a peripheral region adjacent to the active region; an input sensor including a sensing insulating layer, a plurality of first sensing electrodes, a plurality of second sensing electrodes, the second sensing electrodes being spaced apart from the first sensing electrodes; and a pressure sensor including a plurality of strain sensing patterns overlapping the sensing region, and strain connection patterns connecting the strain sensing patterns to each other, wherein each of the first sensing electrodes comprises a plurality of first sensing patterns overlapping the active region, each of the second sensing electrodes comprises a plurality of second sensing patterns overlapping the active region and on a same layer as the first sensing patterns, and a plurality of second connection patterns connecting the second sensing patterns.Type: GrantFiled: November 28, 2022Date of Patent: February 13, 2024Assignee: Samsung Display Co., Ltd.Inventors: Seung-lyong Bok, Kicheol Kim, DongHo Lee
-
Patent number: 11888042Abstract: Three-dimensional semiconductor memory devices and methods of fabricating the same. The three-dimensional semiconductor devices include an electrode structure with sequentially-stacked electrodes disposed on a substrate, semiconductor patterns penetrating the electrode structure, and memory elements including a first pattern and a second pattern interposed between the semiconductor patterns and the electrode structure, the first pattern vertically extending to cross the electrodes and the second pattern horizontally extending to cross the semiconductor patterns.Type: GrantFiled: January 9, 2023Date of Patent: January 30, 2024Inventors: Kwang Soo Seol, Chanjin Park, Kihyun Hwang, Hanmei Choi, Sunghoi Hur, Wansik Hwang, Toshiro Nakanishi, Kwangmin Park, Juyul Lee
-
Patent number: 11864390Abstract: According to one embodiment, a semiconductor memory device includes the following structure. A memory array is provided on a first-direction side of a substrate. The first direction intersects the substrate. The first peripheral circuit is provided between the substrate and the memory array. The second peripheral circuit is provided between the substrate and the memory array and on a second-direction side of the first peripheral circuit. The second direction intersects the first direction. The sense amplifier is provided between the substrate and the memory array and between the first and second peripheral circuits. A second-direction length of the second peripheral circuit is smaller than half a second-direction length of the sense amplifier.Type: GrantFiled: September 11, 2020Date of Patent: January 2, 2024Assignee: Kioxia CorporationInventor: Jumpei Sato
-
Patent number: 11848346Abstract: An imaging device includes a first semiconductor element including at least one bump pad that has a concave shape. The at least one bump pad includes a first metal layer and a second metal layer on the first metal layer. The imaging device includes a second semiconductor element including at least one electrode. The imaging device includes a microbump electrically connecting the at least one bump pad to the at least one electrode. The microbump includes a diffused portion of the second metal layer, and first semiconductor element or the second semiconductor element includes a pixel unit.Type: GrantFiled: January 29, 2021Date of Patent: December 19, 2023Assignee: Sony Semiconductor Solutions CorporationInventors: Satoru Wakiyama, Kan Shimizu, Toshihiko Hayashi, Takuya Nakamura, Naoki Jyo
-
Patent number: 11837639Abstract: A semiconductor device and a manufacturing method thereof includes a source contact structure, a gate stack structure including a side region adjacent to the source contact structure, and a center region extending from the side region. The semiconductor device further includes a source gate pattern disposed under the side region of the first gate stack structure. The source gate pattern has an inclined surface facing the source contact structure. The semiconductor device also includes a channel pattern penetrating the center region of the gate stack structure, the channel pattern extending toward and contacting the source contact structure.Type: GrantFiled: December 20, 2021Date of Patent: December 5, 2023Assignee: SK hynix Inc.Inventor: Kang Sik Choi
-
Patent number: 11814284Abstract: The application relates to structures, e.g. substrates for supporting semiconductor die. The substrate defines a frame which lateral surrounds one or more die and is provided in contact with at least one side surface of the die, wherein the frame defines upper and lower surfaces of the substrate.Type: GrantFiled: March 20, 2020Date of Patent: November 14, 2023Assignee: Cirrus Logic Inc.Inventors: Roberto Brioschi, Rkia Achehboune
-
Patent number: 11791211Abstract: Disclosed are semiconductor devices including through vias and methods of fabricating the same. The methods may include forming a first structure including a metal pattern and a second structure on the first structure. The metal pattern includes an upper surface facing the second structure. The methods may also include etching the second structure to form a via hole exposing the metal pattern, oxidizing a first etch residue in the via hole to convert the first etch residue into an oxidized first etch residue, and removing the oxidized first etch residue. After removing the oxidized first etch residue, the upper surface of the metal pattern may include a first portion that includes a recess and has a first surface roughness and a second portion that is different from the first portion and has a second surface roughness. The first surface roughness may be greater than the second surface roughness.Type: GrantFiled: March 10, 2022Date of Patent: October 17, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Yi Koan Hong, Taeseong Kim, Kwangjin Moon
-
Patent number: 11784198Abstract: A semiconductor device includes a plurality of isolation structures, wherein each isolation structure of the plurality of isolation structures is spaced from an adjacent isolation structure of the plurality of isolation structures in a first direction. The semiconductor device further includes a gate structure. The gate structure includes a top surface; a first sidewall angled at a non-perpendicular angle with respect to the top surface; and a second sidewall angled with respect to the top surface. The gate structure further includes a first horizontal surface extending between the first sidewall and the second sidewall, wherein the first horizontal surface is parallel to the top surface, and a dimension of the gate structure in a second direction, perpendicular to the first direction, is less than a dimension of each of the plurality of isolation structures in the second direction.Type: GrantFiled: June 2, 2022Date of Patent: October 10, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chia-Yu Wei, Fu-Cheng Chang, Hsin-Chi Chen, Ching-Hung Kao, Chia-Pin Cheng, Kuo-Cheng Lee, Hsun-Ying Huang, Yen-Liang Lin
-
Patent number: 11769751Abstract: Microelectronic assemblies, and related devices and methods, are disclosed herein. For example, in some embodiments, a microelectronic assembly may include a package substrate having a first surface and an opposing second surface; a transmitter/receiver logic (TRL) die coupled to the first surface of the package substrate; a plurality of antenna elements adjacent the second surface of the package substrate; and a transmitter/receiver chain (TRC) die, wherein the TRC die is embedded in the package substrate, and wherein the TRC die is electrically coupled to the RF die and at least one of the plurality of antenna elements via conductive pathways in the package substrate. In some embodiments, a microelectronic assembly may further include a double-sided TRC die. In some embodiments, a microelectronic assembly may further include a TRC die having an amplifier. In some embodiments, a microelectronic assembly may further include a TRL die having a modem and a phase shifter.Type: GrantFiled: December 29, 2017Date of Patent: September 26, 2023Assignee: Intel CorporationInventors: Adel A. Elsherbini, Shawna M. Liff, Johanna M. Swan
-
Patent number: 11758823Abstract: A magnetically free region of magnetoresistive device includes at least a first ferromagnetic region and a second ferromagnetic region separated by a non-magnetic insertion region. At least one of the first ferromagnetic region and the second ferromagnetic region may include at least a boron-rich ferromagnetic layer positioned proximate a boron-free ferromagnetic layer.Type: GrantFiled: November 13, 2018Date of Patent: September 12, 2023Assignee: EVERSPIN TECHNOLOGIES, INC.Inventors: Jijun Sun, Jon Slaughter, Renu Whig
-
Patent number: 11744067Abstract: According to one embodiment, a semiconductor memory device includes a first cell region including a plurality of memory cells, a second cell region including a plurality of memory cells, a connection region between the first cell region and the second cell region, and a row decoder for propagating a voltage to word lines in the first and second cell regions via the connection region.Type: GrantFiled: February 18, 2020Date of Patent: August 29, 2023Assignee: Kioxia CorporationInventor: Hideto Takekida
-
Patent number: 11735519Abstract: A package device comprises a first transceiver comprising a first integrated circuit (IC) die and transmitter circuitry, and a second transceiver comprising a second IC die and receiver circuitry. The receiver circuitry is coupled to the transmitter circuitry via a channel. The package device further comprises an interconnection device connected to the first IC die and the second IC die. The interconnection device comprises a channel connecting the transmitter circuitry with the receiver circuitry, and a passive inductive element disposed external to the first IC die and the second IC die and along the channel.Type: GrantFiled: June 24, 2021Date of Patent: August 22, 2023Assignee: XILINX, INC.Inventors: Zhaoyin Daniel Wu, Parag Upadhyaya, Hong Shi
-
Patent number: 11735699Abstract: A light emitting apparatus includes: a mount substrate; at least one light emitting device mounted on the mount substrate; a light transparent member, wherein a lower surface of the light transparent member is attached to an upper surface of the at least one light emitting device via at least one adhesive material layer, wherein the light transparent member has a plate shape and is positioned to receive incident light emitted from the light emitting devices, and wherein a lateral surface of the light transparent member is located laterally inward of a lateral surface of the at least one light emitting device; and a covering member that contains a light reflective material and covers at least the lateral surface of the light transparent member.Type: GrantFiled: January 12, 2022Date of Patent: August 22, 2023Assignee: NICHIA CORPORATIONInventors: Shunsuke Minato, Masahiko Sano
-
Patent number: 11728430Abstract: Semiconductor devices are provided. A semiconductor device includes a fin structure including a stress structure and a semiconductor region that are sequentially stacked on a substrate. The semiconductor device includes a field insulation layer on a portion of the fin structure. The semiconductor device includes a gate electrode on the fin structure. Moreover, the stress structure includes an oxide.Type: GrantFiled: November 4, 2021Date of Patent: August 15, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Sung Min Kim, Hyo Jin Kim, Dae Won Ha
-
Patent number: 11702335Abstract: An integrated device package is disclosed. The integrated device package can include a package housing that defines a cavity. The integrated device package can include an integrated device die that is disposed in the cavity. The integrated device die has a first surface includes a sensitive component. A second surface is free from a die attach material. The second surface is opposite the first surface. The integrated device die include a die cap that is bonded to the first surface. The integrated device package can also include a supporting structure that attaches the die cap to the package housing.Type: GrantFiled: December 4, 2020Date of Patent: July 18, 2023Assignee: Analog Devices, Inc.Inventors: Yeonsung Kim, Shafi Saiyed, Thomas M. Goida