Patents Examined by Idriss N Alrobaye
-
Patent number: 11971837Abstract: A processor interface assembly includes: a first interface circuit including a plurality of sub-interface circuits and configured to couple with a plurality of peripheral devices, wherein the plurality of peripheral devices is configured to occupy a pre-determined address space, and the pre-determined address space includes multiple sub-address spaces; and a controller including a register and configured to set a sub-address space occupied by at least one type of peripheral devices among the plurality of peripheral devices based on at least a portion of data stored in the register.Type: GrantFiled: January 13, 2022Date of Patent: April 30, 2024Assignee: PHYTIUM TECHNOLOGY CO., LTD.Inventors: Fudong Liu, Cai Chen, Lizheng Fan, Xiaofan Zhao
-
Patent number: 11960755Abstract: A semiconductor memory device comprises: first storage logic configured to store, as first addresses, âKâ addresses having different values among input addresses applied during the enable period of a reference signal, second storage logic configured to store, as second addresses, âLâ addresses corresponding to a time point at which the enable period of the reference signal is ended among the input addresses, an order controller configured to determine a first output order of each of the first addresses based on a number of times each of the first addresses is repeatedly input, and to determine a second output order for outputting mixed addresses obtained by mixing the first addresses based on the first output order and the second addresses together, and refresh operation logic configured to apply the mixed addresses according to the second output order, to a target refresh operation.Type: GrantFiled: December 13, 2021Date of Patent: April 16, 2024Assignee: SK hynix Inc.Inventors: Woongrae Kim, Kwi Dong Kim, Chul Moon Jung, Jeong Tae Hwang
-
Patent number: 11960428Abstract: A modular keyboard video and mouse (KVM) switching system comprises a core KVM switch module, one or more console peripheral interface modules (CPIM) and one or more host computer interface modules (HIM). The CPIM interfaces console peripheral devices to the core KVM switch module and the HIM interfaces host computer to the core KVM switch module Changing of console peripheral devices or host computer involves adapting a corresponding CPIM or HIM without changing the core KVM switch module.Type: GrantFiled: May 9, 2021Date of Patent: April 16, 2024Assignee: HIGH SEC LABS LTD.Inventor: Aviv Soffer
-
Patent number: 11947840Abstract: Described systems, apparatuses, and methods relate to volatile memories that are refreshed to maintain data integrity, such as dynamic random-access memory (DRAM) and synchronous DRAM (SDRAM). A memory device includes multiple dies, with each die having a memory array to be refreshed. The multiple dies may be interconnected via at least one inter-die bus of the memory device. A memory controller sends a command to the memory device to enter a self-refresh mode. In response, a die of the multiple dies can enter the self-refresh mode and initiate or otherwise coordinate refresh operations of the other dies. To do so, the die may transmit at least one refresh-related command to at least one other die using the inter-die bus. Multiple different signaling schemes and timing approaches are disclosed. The described inter-die refresh control principles may be implemented in energy-efficient applications, such as in low-power double data rate (LPDDR) SDRAM.Type: GrantFiled: October 28, 2021Date of Patent: April 2, 2024Assignee: Micron Technology, Inc.Inventors: Kang-Yong Kim, Hyun Yoo Lee
-
Patent number: 11946970Abstract: Systems, devices and methods for high-speed I/O margin testing can screen high volumes of pre-production and production parts and identify cases where the electrical characteristics have changed enough to impact operation. The margin tester disclosed is lower cost, easier to use and faster than traditional BERT and scopes and can operate on the full multi-lane I/O links in their standard operating states with full loading and cross-talk. The margin tester assesses the electrical receiver margin of an operation multi-lane high speed I/O link of a device under test simultaneously in either or both directions. In a technology-specific form, an embodiment of the margin tester can be implemented as an add-in card margin tester to test motherboard slots of a mother board under test, or as a as a motherboard with slots to test add-in cards.Type: GrantFiled: January 31, 2020Date of Patent: April 2, 2024Assignee: Tektronix, Inc.Inventors: Daniel S. Froelich, Shane A. Hazzard, Sarah R. Boen, Jed H. Andrews
-
Patent number: 11947979Abstract: A device, includes an instruction buffer. The instruction buffer is configured to store instructions related to at least a portion of a data stream to be analyzed by a state machine engine as the device. The state machine engine includes configurable elements configured to analyze the at least a portion of a data stream and to selectively output the result of the analysis. Additionally, the instruction buffer is configured to receive the indications as part of a direct memory access (DMA) transfer.Type: GrantFiled: May 4, 2022Date of Patent: April 2, 2024Assignee: Micron Technology, Inc.Inventors: Harold B Noyes, David R. Brown, Paul Glendenning
-
Patent number: 11947833Abstract: A method and apparatus for training data in a computer system includes reading data stored in a first memory address in a memory and writing it to a buffer. Training data is generated for transmission to the first memory address. The data is transmitted to the first memory address. Information relating to the training data is read from the first memory address and the stored data is read from the buffer and written to the memory area where the training data was transmitted.Type: GrantFiled: June 21, 2022Date of Patent: April 2, 2024Assignee: Advanced Micro Devices, Inc.Inventors: Anwar Kashem, Craig Daniel Eaton, Pouya Najafi Ashtiani, Tsun Ho Liu
-
Patent number: 11940483Abstract: Systems, devices and methods for high-speed I/O margin testing can screen high volumes of pre-production and production parts and identify cases where the electrical characteristics have changed enough to impact operation. The margin tester disclosed is lower cost, easier to use and faster than traditional BERT and scopes and can operate on the full multi-lane I/O links in their standard operating states with full loading and cross-talk. The margin tester assesses the electrical receiver margin of an operation multi-lane high speed I/O link with a device under test simultaneously in either or both directions. In a technology-specific form, an embodiment of the margin tester can be implemented as an add-in card margin tester to test motherboard slots of a mother board under test, or as a as a motherboard with slots to test add-in cards.Type: GrantFiled: September 9, 2021Date of Patent: March 26, 2024Assignee: Tektronix, Inc.Inventors: Sam J. Strickling, Daniel S. Froelich, Michelle L Baldwin, Jonathan San, Lin-Yung Chen
-
Patent number: 11934333Abstract: A peripheral device includes a host interface and processing circuitry. The host interface is configured to communicate with a host over a peripheral bus. The processing circuitry is configured to expose on the peripheral bus a peripheral-bus device that communicates with the host using a bus storage protocol, to receive, using the exposed peripheral-bus device, Input/Output (I/O) transactions that are issued by the host, and to complete the I/O transactions for the host in accordance with a network storage protocol, by running at least part of a host-side protocol stack of the network storage protocol.Type: GrantFiled: March 25, 2021Date of Patent: March 19, 2024Assignee: MELLANOX TECHNOLOGIES, LTD.Inventors: Oren Duer, Dror Goldenberg
-
Patent number: 11934654Abstract: An integrated circuit (IC) memory device includes an array of storage cells configured into multiple banks. Interface circuitry receives refresh commands from a host memory controller to refresh the multiple banks for a first refresh mode. On-die refresh control circuitry selectively generates local refresh commands to refresh the multiple banks in cooperation with the host memory controller during a designated hidden refresh interval in a second refresh mode. Mode register circuitry stores a value indicating whether the on-die refresh control circuitry is enabled for use during the second refresh mode. The interface circuitry includes backchannel control circuitry to transmit a corrective action control signal during operation in the second refresh mode.Type: GrantFiled: December 7, 2021Date of Patent: March 19, 2024Assignee: Rambus Inc.Inventors: Michael Raymond Miller, Steven C. Woo, Thomas Vogelsang
-
Patent number: 11934313Abstract: A system including a plurality of processor cores, a plurality of graphics processing units, a plurality of peripheral circuits, and a plurality of memory controllers is configured to support scaling of the system using a unified memory architecture.Type: GrantFiled: August 22, 2022Date of Patent: March 19, 2024Assignee: Apple Inc.Inventors: Per H. Hammarlund, Lior Zimet, James Vash, Gaurav Garg, Sergio Kolor, Harshavardhan Kaushikkar, Ramesh B. Gunna, Steven R. Hutsell
-
Patent number: 11934673Abstract: A data storage device includes at least one data storage medium. The data storage device also includes a workload rating associated with data access operations carried out on the at least one data storage medium. The data storage device further includes a controller configured to enable performance of the data access operations, and change a rate of consumption of the workload rating by internal device management operations carried out in the data storage device in response to a change in a workload consumed by host commands serviced by the data storage device.Type: GrantFiled: August 11, 2022Date of Patent: March 19, 2024Assignee: Seagate Technology LLCInventors: Abhay T. Kataria, Praveen Viraraghavan, Mark A. Gaertner
-
Patent number: 11934658Abstract: A peripheral device includes a host interface and processing circuitry. The host interface is to communicate with one or more hosts over a peripheral bus. The processing circuitry is to expose on the peripheral bus a peripheral-bus device that communicates with the one or more hosts using one or more instances of at least one bus storage protocol, to receive, using the exposed peripheral-bus device, Input/Output (I/O) transactions that are issued by the one or more hosts, and to complete the I/O transactions for the one or more hosts in accordance with one or more instances of at least one network storage protocol, by running at least part of a host-side protocol stack of the at least one network storage protocol.Type: GrantFiled: November 16, 2021Date of Patent: March 19, 2024Assignee: MELLANOX TECHNOLOGIES, LTD.Inventors: Boris Pismenny, Oren Duer, Dror Goldenberg
-
Patent number: 11934338Abstract: According to certain general aspects, the present embodiments relate generally to securing communication between ECUs. Example implementations can include a method of securely transmitting Controller Area Network (CAN) protocol frames via a CAN controller.Type: GrantFiled: November 22, 2022Date of Patent: March 19, 2024Assignee: Renesas Electronics America Inc.Inventors: Ahmad Nasser, Tobias Belitz
-
Patent number: 11934684Abstract: A data storage device includes a memory device and a controller coupled to the memory device. The controller is configured to determine a maximum bandwidth of an interface, allocate a portion of the maximum bandwidth to one or more tenants, either: determine a maximum data transfer size (MDTS) setting based on quality of service (QoS) requirements, determine an aggregated queue depth (QD) setting based on QoS requirements, or determine a combined MDTS and aggregated QD setting based on QoS requirements, and provide the determined settings to the one or more tenants.Type: GrantFiled: December 14, 2021Date of Patent: March 19, 2024Assignee: Western Digital Technologies, Inc.Inventors: Amir Segev, Shay Benisty
-
Patent number: 11928062Abstract: Some embodiments provide a method for performing data message processing at a smart NIC of a computer that executes a software forwarding element (SFE). The method determines whether a received data message matches an entry in a data message classification cache stored on the smart NIC based on data message classification results of the SFE. When the data message matches an entry, the method determines whether the matched entry is valid by comparing a timestamp of the entry to a set of rules stored on the smart NIC. When the matched entry is valid, the method processes the data message according to the matched entry without providing the data message to the SFE executing on the computer.Type: GrantFiled: June 21, 2022Date of Patent: March 12, 2024Assignee: VMware LLCInventors: Shay Vargaftik, Alex Markuze, Yaniv Ben-Itzhak, Igor Golikov, Avishay Yanai
-
Patent number: 11928920Abstract: A server system for electronic games includes a memory and a processor configured to execute instructions stored in the memory. When the instructions are executed, the instructions cause the processor to receive from a communication device, a plurality of first signals generated in response to the communication device entering one or more predefined zones associated with the electronic games, and generate, based on the plurality of first signals, a heat map that defines one or more cells based upon a magnitude of a data element of the first signals.Type: GrantFiled: January 13, 2023Date of Patent: March 12, 2024Assignee: VIDEO GAMING TECHNOLOGIES, INC.Inventors: Ryan Christopher Johnson, Lawrence Acosta Hysler, III
-
Patent number: 11928073Abstract: Method, apparatus and computer program product embodiments are provided for configuring the USB-C alternate mode feature of a device. The device can be configured to transmit data to both USB-C devices and legacy (non-USB) devices without requiring changes to the device's firmware. Adjusting a USB-C output setting in the device allows the USB-C alternate mode to be switched on or off which enables the device to be updated based on the USB-C capability of other devices connected to the device.Type: GrantFiled: January 21, 2020Date of Patent: March 12, 2024Assignee: Elo Touch Solutions, Inc.Inventor: Chunying Huang
-
Patent number: 11922065Abstract: A memory system includes a memory device and a controller suitable for controlling the memory device based on read counts for a plurality of pages of the memory device, wherein the controller counts at least one of the read counts in response to a read request, determines whether there is a page whose read count is initialized at every check-pointing period to generate a determination result, and controls the memory device to update the read counts based on the determination result.Type: GrantFiled: October 25, 2021Date of Patent: March 5, 2024Assignee: SK hynix Inc.Inventor: Jong-Min Lee
-
Patent number: 11922990Abstract: Memory devices, systems including memory devices, and methods of operating memory devices and systems in which a memory device can include a voltage regulator for adjusting a supply voltage to an output voltage and providing the output voltage to other devices external to the memory device (e.g., other memory devices in the same memory system, processors, graphics chipsets, other logic circuits, expansion cards, etc.). A memory device may comprise one or more external inputs configured to receive a supply voltage having a first voltage level; a voltage regulator configured to receive the supply voltage from the one or more external inputs and to output an output voltage having a second voltage level different from the first voltage level; one or more memories configured to receive the output voltage from the voltage regulator; and one or more external outputs configured to supply the output voltage to one or more connected devices.Type: GrantFiled: April 2, 2020Date of Patent: March 5, 2024Inventors: Matthew A. Prather, Thomas H. Kinsley