Abstract: A semiconductor chip package is provided with improved connections between different components within the package. The semiconductor chip package may comprise a semiconductor chip disposed on a substrate. The semiconductor chip may have a first surface and a second surface. The first surface of the semiconductor chip may be connected to the substrate. The semiconductor chip package may comprise a leadframe that includes a first lead and a second lead. The first lead of the leadframe may be directly attached to the second surface of the semiconductor chip. The second lead of the leadframe may be directly attached to the substrate.
Abstract: A display apparatus includes a substrate including a display area, a peripheral area surrounding the display area, a function-adding area, of which at least a portion is surrounded by the display area, and a detour area disposed between tine display area and the function-adding area. The display apparatus includes a plurality of pixel circuits disposed in the display area. A plurality of driving lines are electrically connected to the pixel circuits and extend in a direction in the display area. A first detour line is disposed in the detour area and is electrically connected to a first driving line. A second detour line is disposed in the detour area. The second detour line is electrically connected to a second driving line and is disposed in a different layer from the first detour line.
Type:
Grant
Filed:
November 5, 2020
Date of Patent:
April 18, 2023
Assignee:
SAMSUNG DISPLAY CO., LTD.
Inventors:
Ji-Hyun Ka, Seung-Kyu Lee, Hwan-Soo Jang, Jin-Tae Jeong
Abstract: Embodiments of the present disclosure provide a semiconductor structure and a manufacturing method thereof, and a memory. The semiconductor structure may at least include: a plurality of transistors arranged in a staggered manner, wherein the transistors share one source plate, a channel of the transistor is located on the source plate, and a channel length direction of the transistor is perpendicular to a surface of the source plate, and a material of the channel includes an oxide semiconductor; a plurality of drain contact members, electrically connected to drains of the transistors, wherein an odd number of transistors share one drain contact member, and the transistors sharing the same drain contact member are driven by a same word line; and a plurality of magnetic tunnel junctions, located on the drain contact members, wherein the magnetic tunnel junctions are electrically connected to the drain contact members in a one-to-one corresponding manner.
Type:
Grant
Filed:
July 14, 2022
Date of Patent:
April 11, 2023
Assignees:
CHANGXIN MEMORY TECHNOLOGIES, INC., BEIJING SUPERSTRING ACADEMY OF MEMORY TECHNOLOGY
Inventors:
Xiaoguang Wang, Dinggui Zeng, Huihui Li, Kanyu Cao
Abstract: A memory device includes a perpendicular magnetic tunnel junction (pMTJ) stack, between a bottom electrode and a top electrode. In an embodiment, the pMTJ includes a fixed magnet, a tunnel barrier above the fixed magnet and a free magnet structure on the tunnel barrier. The free magnet structure includes a first free magnet on the tunnel barrier and a second free magnet above the first free magnet, wherein at least a portion of the free magnet proximal to an interface with the free magnet includes a transition metal. The free magnet structure having a transition metal between the first and the second free magnets advantageously improves the switching efficiency of the MTJ, while maintaining a thermal stability of at least 50 kT.
Type:
Grant
Filed:
June 29, 2018
Date of Patent:
March 28, 2023
Assignee:
Intel Corporation
Inventors:
Tofizur Rahman, Christopher J. Wiegand, Justin S. Brockman, Daniel G. Ouellette, Angeline K. Smith, Andrew Smith, Pedro A. Quintero, Juan G. Alzate-Vinasco, Oleg Golonzka
Abstract: An etching method includes: preparing a workpiece including a metal multilayer film having a magnetic tunnel junction and a mask formed by an inorganic material on the metal multilayer film; and etching the metal multilayer film by plasma of a mixed gas of ethylene gas and oxygen gas using the mask.
Type:
Grant
Filed:
March 15, 2019
Date of Patent:
March 28, 2023
Assignee:
TOKYO ELECTRON LIMITED
Inventors:
Ken Ando, Hiroki Maehara, Jun Sato, Kiyoshi Maeda, Shigeru Tahara
Abstract: An ultra-fast magnetic random access memory (MRAM) comprises a three terminal bottom-pinned composite SOT magnetic tunneling junction (bCSOT-MTJ) element including (counting from top to bottom) a magnetic flux guide (MFG) having a very high magnetic permeability, a spin Hall channel (SHC) having a large positive spin Hall angle, an in-plane magnetic memory (MM) layer, a tunnel barrier (TB) layer, and a magnetic pinning stack (MPS) having a synthetic antiparallel coupling pinned by an antiferromagnetic material. The magnetic writing is significantly boosted by a combined effort of enhanced spin orbit torque (SOT) and Lorentz force generated by current-flowing wire (CFW) in the SHC layer and spin transfer torque (STT) by a current flowing through the MTJ stack, and further enhanced by a magnetic close loop formed at the cross section of MFG/SHC/MM tri-layer.
Abstract: A memory device is provided, the memory device comprising a contact pillar in a dielectric layer. A magnetic tunnel junction may be provided over the contact pillar. A barrier layer may be provided on a sidewall of the magnetic tunnel junction and extending over a horizontal surface of the dielectric layer. A spacer may be provided over the barrier layer.
Type:
Grant
Filed:
June 4, 2020
Date of Patent:
February 28, 2023
Assignee:
GLOBALFOUNDRIES SINGAPORE PTE. LTD.
Inventors:
Suk Hee Jang, Funan Tan, Naganivetha Thiyagarajah, Young Seon You
Abstract: In one aspect, the disclosed technology relates to a magnetic device, which may be a magnetic memory and/or logic device. The magnetic device can comprise a seed layer; a first free magnetic layer provided on the seed layer; an interlayer provided on the first free magnetic layer; a second free magnetic layer provided on the interlayer; a tunnel barrier provided on the second free magnetic layer; and a fixed magnetic layer. The first free magnetic layer and the second free magnetic layer can be ferromagnetically coupled across the interlayer through exchange interaction.
Abstract: Provided are magnetoresistance effect element and a Heusler alloy in which an amount of energy required to rotate magnetization can be reduced. The magnetoresistance effect element includes a first ferromagnetic layer, a second ferromagnetic layer, and a non-magnetic layer positioned between the first ferromagnetic layer and the second ferromagnetic layer, in which at least one of the first ferromagnetic layer and the second ferromagnetic layer is a Heusler alloy in which a portion of elements of an alloy represented by Co2Fe?Z? is substituted with a substitution element, in which Z is one or more elements selected from the group consisting of Mn, Cr, Al, Si, Ga, Ge, and Sn, ? and ? satisfy 2.3??+?, ?<?, and 0.5<?<1.9, and the substitution element is an element different from the Z element and has a smaller magnetic moment than Co.
Abstract: A magnetic memory device including a magnetic tunnel junction (MTJ) pillar containing a stable resonant synthetic antiferromagnet (SAF) reference layered structure in which the ferromagnetic resonance characteristics of a polarizing magnetic layer of the SAF reference layered structure are substantially matched to at least a first magnetic reference layer within the SAF reference layered structure. By substantially matching the ferromagnetic resonance characteristics of the polarizing magnetic layer to at least the first magnetic reference layer, a MTJ pillar is provided in which the dynamic stability of the polarizing magnetic layer can be improved, and undesirable magnetic reference layer instability related write-errors can be mitigated.
Type:
Grant
Filed:
November 17, 2020
Date of Patent:
February 7, 2023
Assignee:
International Business Machines Corporation
Inventors:
Christopher Safranski, Jonathan Zanhong Sun
Abstract: A method of manufacturing a magnetic tunnel junction device is provided. The method includes forming an MTJ stack including a reference layer, a tunnel barrier layer formed on the reference layer, a free layer formed on the barrier layer, and a cap layer formed on the free layer. The method also includes performing ion beam etching (IBE) through each layer of the MTJ stack to form at least one MTJ pillar. The method also includes forming an isolation layer on sidewalls of at least the tunnel barrier layer, the isolation layer comprising a same material as that of the tunnel barrier layer. A combined width of the isolation layer and the tunnel barrier layer is equal to or greater than a width of at least one of the reference layer and the free layer.
Type:
Grant
Filed:
March 23, 2020
Date of Patent:
January 31, 2023
Assignee:
International Business Machines Corporation
Inventors:
Alexander Reznicek, Matthias Georg Gottwald, Pouya Hashemi, Bruce B. Doris
Abstract: A magnetoresistive random access memory (MRAM) includes a first transistor and a second transistor on a substrate, a source line coupled to a first source/drain region of the first transistor, and a first metal interconnection coupled to a second source/drain region of the first transistor. Preferably, the first metal interconnection is extended to overlap the first transistor and the second transistor and the first metal interconnection further includes a first end coupled to the second source/drain region of the first transistor and a second end coupled to a magnetic tunneling junction (MTJ).
Abstract: A magnetic memory device includes a magnetoresistance effect element including a first, second, and third ferromagnetic layer, a first non-magnetic layer between the first and second ferromagnetic layer, and a second non-magnetic layer between the second and third ferromagnetic layer. The second ferromagnetic layer is between the first and third ferromagnetic layer. The third ferromagnetic layer includes a fourth ferromagnetic layer in contact with the second non-magnetic layer, a third non-magnetic layer, and a fourth non-magnetic layer between the fourth ferromagnetic layer and the third non-magnetic layer. The first non-magnetic layer includes an oxide including magnesium (Mg). A melting point of the fourth non-magnetic layer is higher than the third non-magnetic layer.
Type:
Grant
Filed:
September 9, 2020
Date of Patent:
January 24, 2023
Assignee:
KIOXIA CORPORATION
Inventors:
Kazuya Sawada, Young Min Eeh, Tadaaki Oikawa, Eiji Kitagawa, Taiga Isoda
Abstract: A high electron mobility transistor (HEMT) made of primarily nitride semiconductor materials is disclosed. The HEMT, which is a type of reverse HEMT, includes, on a C-polar surface of a SiC substrate, a barrier layer and a channel layer each having N-polar surfaces in respective top surfaces thereof. The HEMT further includes an intermediate layer highly doped with impurities and a Schottky barrier layer on the channel layer. The Schottky barrier layer and a portion of the intermediate layer are removed in portions beneath non-rectifying electrodes but a gate electrode is provided on the Schottky barrier layer.
Type:
Grant
Filed:
December 21, 2020
Date of Patent:
January 17, 2023
Assignee:
SUMITOMO ELECTRIC DEVICE INNOVATIONS, INC.
Abstract: A package substrate of a semiconductor package includes conductive lines of a first layer disposed on a first surface of a base layer and conductive lines of a second layer disposed on a second surface of the base layer. An opening hole located between a first remaining portion and a second remaining portion to separate the first and second remaining portions from each other. The first remaining portion is electrically connected to a first conductive line among the conductive lines of the second layer, and the second remaining portion is electrically connected to a second conductive line among the conductive lines of the second layer.
Abstract: A memory device includes a magnetic track layer extending on a substrate, the magnetic track layer having a folded structure that is two-dimensionally villi-shaped, a plurality of reading units including a plurality of fixed layers and a tunnel barrier layer between the magnetic track layer and each of the plurality of fixed layers, and a plurality of bit lines extending on different ones of the plurality of reading units, the plurality of reading units being between the magnetic track layer and corresponding ones of the plurality of bit lines.
Type:
Grant
Filed:
December 3, 2020
Date of Patent:
January 17, 2023
Assignee:
SAMSUNG ELECTRONICS CO., LTD.
Inventors:
Kyunghwan Lee, Yongseok Kim, Kohji Kanamori, Unghwan Pi, Hyuncheol Kim, Sungwon Yoo, Jaeho Hong
Abstract: According to an embodiment, a semiconductor memory device comprises first wiring lines, second wiring lines, and first variable resistance elements. The first wiring lines are arranged in a first direction and have as their longitudinal direction a second direction intersecting the first direction. The second wiring lines are arranged in the second direction and have the first direction as their longitudinal direction. The first variable resistance elements are respectively provided at intersections of the first wiring lines and the second wiring lines. In addition, this semiconductor memory device comprises a first contact extending in a third direction that intersects the first direction and second direction and having one end thereof connected to the second wiring line. The other end and a surface intersecting the first direction of this first contact are covered by a first conductive layer.
Abstract: A semiconductor device includes: a case having an opening; a semiconductor element contained in the case; a control substrate which is disposed above the semiconductor element in the case and on which a control circuit to control the semiconductor element is disposed; a lid to cover the opening of the case; and a control terminal having one end portion connected to the control circuit disposed on the control substrate and the other end portion protruding out of the case. The control terminal has a bend in the case, and a side portion of the case or the lid is provided with a support capable of supporting the bend.
Abstract: A magnetoresistive element comprises a novel iPMA cap layer on a surface of a ferromagnetic recording layer. The iPMA cap layer introduces giant interfacial magnetic anisotropy energies (G-iMAE) on the interface between the recording layer and the iPMA cap layer, yielding a giant interfacial perpendicular magnetic anisotropy (G-iPMA) of the recording layer.
Abstract: The present invention is directed to a magnetic memory cell including a magnetic tunnel junction (MTJ) memory element and a two-terminal bidirectional selector coupled in series between two conductive lines. The MTJ memory element includes a magnetic free layer, a magnetic reference layer, and an insulating tunnel junction layer interposed therebetween. The two-terminal bidirectional selector includes bottom and top electrodes, first and third volatile switching layers interposed between the bottom and top electrodes, and a second volatile switching layer interposed between the first and third volatile switching layers. The bottom and top electrodes each independently include one of titanium nitride or iridium. The first and third volatile switching layers each include tantalum oxide and silver. The second volatile switching layer includes hafnium oxide and has a higher electrical resistance than the first and third volatile switching layers.