Patents Examined by Joannie A. Garcia
-
Patent number: 8916436Abstract: A method for producing an integrated device including an MIM capacitor. The method includes the steps of providing a functional substrate including functional circuits of the integrated device, forming a first conductive layer including a first plate of the capacitor on the functional substrate; the first plate has a first melting temperature. The method further includes depositing a layer of insulating material including a dielectric layer of the capacitor on a portion of the first conductive layer corresponding to the first plate; the layer of insulating material is deposited at a process temperature being lower than the first melting temperature. The method further includes forming a second conductive layer including a second plate of the capacitor on a portion of the layer of insulating material corresponding to the dielectric layer. In the solution according to an embodiment of the invention, the first melting temperature is higher than 500° C.Type: GrantFiled: December 20, 2010Date of Patent: December 23, 2014Assignee: STMicroelectronics S.r.l.Inventors: Alessandro Dundulachi, Antonio Molfese
-
Patent number: 8896021Abstract: An integrated circuit device includes a semiconductor substrate and a first transistor and a second transistor constructed in the semiconductor substrate. The first transistor has a first operating voltage higher than a second operating voltage of a second transistor. The first transistor includes a first drain structure, a first source structure, an isolation structure and a first gate structure. The first source structure includes a high voltage first-polarity well region, a first-polarity body region, a heavily doped first-polarity region, a second-polarity grade region and a heavily doped second-polarity region. The heavily doped second-polarity region is surrounded by the second-polarity grade region. The second-polarity grade region is surrounded by the first-polarity body region. The second transistor includes a second drain structure, a second source structure, a second gate structure and a first-polarity drift region.Type: GrantFiled: September 14, 2011Date of Patent: November 25, 2014Assignee: United Microelectronics CorporationInventors: Chung-I Huang, Pao-An Chang, Ming-Tsung Lee
-
Patent number: 8895410Abstract: A cause of deteriorating the hydrogen termination on the surface of a wafer is found to be water adsorbed on the surface. By exposing the wafer to an inert gas atmosphere containing an H2 gas so as to suppress the oxidation reaction due to the water, it is possible to improve the hydrogen termination on the wafer surface.Type: GrantFiled: September 13, 2005Date of Patent: November 25, 2014Inventors: Tadahiro Ohmi, Akinobu Teramoto, Hiroshi Akahori
-
Patent number: 8896137Abstract: A solid-state image pickup device includes: a silicon layer; a pixel portion formed in the silicon layer for processing and outputting signal charges obtained by carrying out photoelectric conversion for incident lights; an alignment mark formed in a periphery of the pixel portion and in the silicon layer; and a contact portion through which a first electrode within a wiring layer formed on a first surface of the silicon layer, and a second electrode formed on a second surface opposite to the first surface of the silicon layer through an insulating film are connected, wherein the alignment mark and the contact portion are formed from conductive layers made of the same conductive material and formed within respective holes each extending completely through the silicon layer through respective insulating layers made of the same material.Type: GrantFiled: August 20, 2012Date of Patent: November 25, 2014Assignee: Sony CorporationInventors: Keiichi Nakazawa, Takayuki Enomoto
-
Patent number: 8895382Abstract: A MOS solid-state imaging device is provided in which withstand voltage and 1/f noise of a MOS transistor are improved. In the MOS solid-state imaging device whose unit pixel has at least a photoelectric converting portion and a plurality of field effect transistors, the thickness of gate insulating film in a part of the field effect transistors is different from the thickness of gate insulating film in the other field effect transistors among the plurality of the field effect transistors.Type: GrantFiled: July 30, 2013Date of Patent: November 25, 2014Assignee: Sony CorporationInventors: Noriko Takagi, Hiroyuki Mori
-
Patent number: 8872220Abstract: An integrated circuit device that includes a plurality of multiple gate FinFETs (MuGFETs) is disclosed. Fins of different crystal orientations for PMOS and NMOS MuGFETs are formed through amorphization and crystal regrowth on a direct silicon bonded (DSB) hybrid orientation technology (HOT) substrate. PMOS MuGFET fins are formed with channels defined by fin sidewall surfaces having (110) crystal orientations. NMOS MuGFET fins are formed with channels defined by fin sidewall surfaces having (100) crystal orientations in a Manhattan layout with the sidewall channels of the different PMOS and NMOS MuGFETs aligned at 0° or 90° rotations.Type: GrantFiled: April 2, 2013Date of Patent: October 28, 2014Assignee: Texas Instruments IncorporatedInventors: Weize W. Xiong, Cloves R. Cleavelin, Angelo Pinto, Rick L. Wise
-
Patent number: 8835950Abstract: A semiconductor device has an active layer, a first semiconductor layer of first conductive type, an overflow prevention layer disposed between the active layer and the first semiconductor layer, which is doped with impurities of first conductive type and which prevents overflow of electrons or holes, a second semiconductor layer of first conductive type disposed at least one of between the active layer and the overflow prevention layer and between the overflow prevention layer and the first semiconductor layer, and an impurity diffusion prevention layer disposed between the first semiconductor layer and the active layer, which has a band gap smaller than those of the overflow prevention layer, the first semiconductor layer and the second semiconductor layer and which prevents diffusion of impurities of first conductive type.Type: GrantFiled: February 16, 2012Date of Patent: September 16, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Koichi Tachibana, Chie Hongo, Hajime Nago, Shinya Nunoue
-
Patent number: 8741686Abstract: A semiconductor device has an active layer, a first semiconductor layer of first conductive type, an overflow prevention layer disposed between the active layer and the first semiconductor layer, which is doped with impurities of first conductive type and which prevents overflow of electrons or holes, a second semiconductor layer of first conductive type disposed at least one of between the active layer and the overflow prevention layer and between the overflow prevention layer and the first semiconductor layer, and an impurity diffusion prevention layer disposed between the first semiconductor layer and the active layer, which has a band gap smaller than those of the overflow prevention layer, the first semiconductor layer and the second semiconductor layer and which prevents diffusion of impurities of first conductive type.Type: GrantFiled: March 15, 2013Date of Patent: June 3, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Koichi Tachibana, Chie Hongo, Hajime Nago, Shinya Nunoue
-
Patent number: 8710584Abstract: A metal-oxide-semiconductor field effect transistor (MOSFET) includes a substrate, the substrate being heavily doped and of a first conductivity type, a substrate cap region disposed on the substrate, the substrate cap region being heavily doped and of the first conductivity type and a body region disposed on the substrate cap region, the body region being lightly doped and of a second conductivity type. The MOSFET also includes a trench extending into the body region, a source region of the first conductivity type disposed in the body region and in contact with an upper portion of a sidewall of the trench and an out-diffusion region of the first conductivity type formed such that a spacing between the source region and the out-diffusion region defines a channel region of the MOSFET extending along the sidewall of the trench.Type: GrantFiled: January 5, 2012Date of Patent: April 29, 2014Assignee: Fairchild Semiconductor CorporationInventors: Izak Bencuya, Brian Sze-Ki Mo, Ashok Challa
-
Patent number: 8710503Abstract: An organic light emitting display (OLED) device is disclosed. The OLED device includes a thin-film transistor (TFT), which includes a gate electrode; an active layer insulated from the gate electrode; source and drain electrodes insulated from the gate electrode and contacting the active layer; and an insulation layer interposed between the source and drain electrodes and the active layer; and an organic light-emitting element electrically connected to the TFT, wherein the insulation layer includes a first insulation sub-layer contacting the active layer; and a second insulation sub-layer formed on the first insulation sub-layer.Type: GrantFiled: November 11, 2010Date of Patent: April 29, 2014Assignee: Samsung Display Co., Ltd.Inventor: Tae-Kyung Ahn
-
Patent number: 8710640Abstract: A method of manufacture of an integrated circuit packaging system includes: mounting an integrated circuit over a package carrier; mounting a conductive connector over the package carrier; forming an encapsulation over the integrated circuit, the encapsulation having a recess exposing the conductive connector; and mounting a heat slug over the encapsulation, the heat slug having an opening with an opening width greater than a recess width of the recess, the opening exposing a portion of a top surface of the encapsulation.Type: GrantFiled: December 14, 2011Date of Patent: April 29, 2014Assignee: Stats ChipPac Ltd.Inventors: DaeSik Choi, JoungIn Yang, MinJung Kim, KyungEun Kim
-
Patent number: 8709891Abstract: Memory devices and methods for providing the memory devices are provided. The memory devices utilize multiple metal oxide layers. The methods for providing the memory devices can include providing a transistor; producing a capacitor that includes metal layers and metal oxide layers; connecting the capacitor to a side of the transistor; and providing a wordline, bitline, and driveline through connection with the transistor or the capacitor.Type: GrantFiled: June 14, 2013Date of Patent: April 29, 2014Assignee: 4D-S Ltd.Inventors: Zhida Lan, Dongmin Chen
-
Patent number: 8709878Abstract: A method of packaging imager devices and optics modules is disclosed which includes positioning an imager device and an optics module in each of a plurality of openings in a carrier body, introducing an encapsulant material into each of the openings in the carrier body and cutting the carrier body to singulate the plurality of imager devices and optics modules into individual units, each of which comprise an imager device and an optics module. A device is also disclosed which includes an imager device comprising a plurality of photosensitive elements and an optics module coupled to the imager device, the optics module comprising at least one lens that, when the optics module is coupled to the imager device, is positioned a fixed, non-adjustable distance from the plurality of photosensitive elements.Type: GrantFiled: February 6, 2012Date of Patent: April 29, 2014Assignee: Micron Technology, Inc.Inventors: Todd Bolken, Scott Willmorth, Bradley Bitz
-
Patent number: 8703562Abstract: A manufacturing method of a random access memory includes the following steps: providing a semiconductor structure having an array region and a peripheral region; forming a plurality of first trenches in the array region, and concurrently, a plurality of second trenches on the peripheral region; forming a polysilicon layer to cover the array region and the peripheral region, and the first and the second trenches are filled up with the polysilicon layer; planarizing the polysilicon layer so the remaining polysilicon layer only resides in the first and the second trenches; forming a conductive layer on the semiconductor structure; patterning the conductive layer to form a plurality of landing pads on the array region, and a plurality of bit line units on the peripheral region; and forming a plurality of capacitor units which is in electrical connection to the landing pads.Type: GrantFiled: March 22, 2012Date of Patent: April 22, 2014Assignee: Inotera Memories, Inc.Inventors: Tzung-Han Lee, Chung-Lin Huang, Ron-Fu Chu
-
Patent number: 8691667Abstract: This invention relates to a process for forming a continuous pattern on a substrate with a liquid media. Upon the deposition of the liquid media on the substrate, a portion the continuous pattern is evaporated upon contact with the substrate.Type: GrantFiled: December 29, 2005Date of Patent: April 8, 2014Assignee: E. I. du Pont de Nemours and CompanyInventors: Charles Douglas MacPherson, Dennis Damon Walker, Matthew Stainer
-
Patent number: 8680615Abstract: A customized shield plate field effect transistor (FET) includes a semiconductor layer, a gate dielectric, a gate electrode, and at least one customized shield plate. The shield plate includes a conductive layer overlying a portion of the gate electrode, one of the gate electrode sidewalls, and a portion of the substrate adjacent to the sidewall. The shield plate defines a customized shield plate edge at its lateral boundary. A distance between the customized shield plate edge and the sidewall of the gate electrode varies along a length of the sidewall. The customized shield plate edge may form triangular, curved, and other shaped shield plate elements. The configuration of the customized shield plate edge may reduce the area of the resulting capacitor and thereby achieve lower parasitic capacitance associated with the FET. The FET may be implemented as a lateral diffused MOS (LDMOS) transistor suitable for high power radio frequency applications.Type: GrantFiled: December 13, 2011Date of Patent: March 25, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Agni Mitra, David C. Burdeaux
-
Patent number: 8679906Abstract: In one embodiment, there is an asymmetric multi-gated transistor that has a semiconductor fin with a non-uniform doping profile. A first portion of the fin has a higher doping concentration while a second portion of the fin has a lower doping concentration. In another embodiment, there is an asymmetric multi-gated transistor with gate dielectrics formed on the semiconductor fin that vary in thickness. This asymmetric multi-gated transistor has a thin gate dielectric formed on a first side portion of the semiconductor fin and a thick gate dielectric formed on a second side portion of the fin.Type: GrantFiled: November 4, 2009Date of Patent: March 25, 2014Assignee: International Business Machines CorporationInventor: Kangguo Cheng
-
Patent number: 8680585Abstract: There is provided a light emitting diode package and a method of manufacturing the same. A light emitting diode package according to an aspect of the invention may include: an LED chip; a body part having the LED chip mounted thereon; a pair of reflective parts extending from the body part to face each other while interposing the LED chip therebetween, and reflecting light emitted from the LED chip; and a molding part provided between the pair of reflective parts to encapsulate the LED chip and having a top surface whose central region is curved inwards.Type: GrantFiled: November 11, 2010Date of Patent: March 25, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Young Sam Park, Hun Joo Hahm
-
Patent number: 8679903Abstract: A method is provided for fabricating a vertical insulated gate transistor. A horizontal isolation region is formed in a substrate to separate and electrically isolate upper and lower portions of the substrate. A vertical semiconductor pillar with one or more flanks and a cavity is formed so as to rest on the upper portion, and a dielectrically isolated gate is formed so as to include an internal portion within the cavity and an external portion resting on the flanks and on the upper portion. One or more internal walls of the cavity are coated with an isolating layer and the cavity is filled with a gate material so as to form the internal portion of the gate within the cavity and the external portion of the gate that rests on the flanks, and to form two connecting semiconductor regions extending between source and drain regions of the transistor.Type: GrantFiled: July 27, 2007Date of Patent: March 25, 2014Assignee: STMicroelectronics, Inc.Inventor: Richard A. Blanchard
-
Patent number: 8680586Abstract: A semiconductor light emitting device including: a substrate made of GaAs; and a semiconductor layer formed on the substrate, in which part of the substrate on a side opposite to the semiconductor layer is removed by etching so that the semiconductor light emitting device has a thickness of not more than 60 ?m.Type: GrantFiled: January 4, 2008Date of Patent: March 25, 2014Assignee: ROHM Co., Ltd.Inventors: Tadahiro Hosomi, Kentaro Mineshita