Patents Examined by Jonas T Beardsley
-
Patent number: 10804300Abstract: A complementary thin film transistor drive back-plate and manufacturing method thereof, a display panel.Type: GrantFiled: June 30, 2014Date of Patent: October 13, 2020Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventor: Jang Soon Im
-
Patent number: 10797044Abstract: An electrostatic discharge (ESD) protection device includes a semiconductor substrate and a semiconductor fin located on the semiconductor substrate. The semiconductor fin includes a well region, a first doped region, and a second doped region. The first doped region and the second doped region are respectively adjacent to and being separated by a first portion of the well region. The device also includes a first gate structure on the semiconductor fin between the first doped region and the second doped region, and a first conductive structure electrically connecting the gate structure and the first doped region to a same potential. The ESD protection device can also have a third doped region and a second gate structure coupled to the same potential. The device also has a second conductive structure for connecting to a point between an external signal and a circuit to be protected.Type: GrantFiled: July 25, 2017Date of Patent: October 6, 2020Assignees: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING) CORPORATION, SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) CORPORATIONInventor: Fei Zhou
-
Patent number: 10797030Abstract: Disclosed is a semiconductor package including a semiconductor chip, a first outer capacitor on the semiconductor chip including a first electrode and a second electrode, a second outer capacitor on the semiconductor chip including a first electrode pattern and a second electrode pattern, and a conductive pattern on the semiconductor chip and electrically connected to the first electrode of the first outer capacitor and the first electrode pattern of the second outer capacitor. The second electrode of the first outer capacitor is insulated from the second electrode pattern of the second outer capacitor.Type: GrantFiled: January 10, 2018Date of Patent: October 6, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sangnam Jeong, IlJoon Kim, SunWon Kang
-
Patent number: 10790411Abstract: Embodiments of the present application relate to the use of quantum dots mixed with spacer particles. An illumination device includes a first conductive layer, a second conductive layer, and an active layer disposed between the first conductive layer and the second conductive layer. The active layer includes a plurality of quantum dots that emit light when an electric field is generated between the first and second conductive layers. The quantum dots are interspersed with spacer particles that do not emit light when the electric field is generated between the first and second conductive layers.Type: GrantFiled: November 28, 2017Date of Patent: September 29, 2020Assignee: Nanosys, Inc.Inventors: Jesse Manders, Christian Ippen, Donald Zehnder, Jonathan Truskier, Charles Hotz
-
Patent number: 10784255Abstract: A diode is provided having a plate-shaped semiconductor element that includes a first side and a second side, the first side being connected by a first connecting layer to a first metallic contact and the second side being connected by a second connecting layer to a second metallic contact, the first side having a diode element in a middle area and having a further diode element in an edge area of the first side, which has crystal defects as a result of a separating process of the plate-shaped semiconductor element, the first connecting layer only establishing an electrical contact to the diode element and not to the further diode element and, on the first side, the further diode element having an exposed contact, which may be electrically contacted by the first connecting layer.Type: GrantFiled: April 27, 2018Date of Patent: September 22, 2020Assignee: Robert Bosch GmbHInventor: Alfred Goerlach
-
Patent number: 10763114Abstract: A method of fabricating a semiconductor device includes forming a semiconductor fin comprising a channel region for a fin field effect transistor (finFET). A gate oxide layer is then formed on the channel. The gate oxide layer is treated with a nitrogen containing agent so as to form a nitrogenous layer and an interfacial layer. The nitrogenous layer is then removed. A high-k dielectric layer is formed on the interfacial layer. A metal gate is formed on the high-k dielectric layer. The nitrogenous layer is removed by rinsing the semiconductor fin with deionized water. The gate oxide and interfacial layer contains the same material.Type: GrantFiled: September 28, 2017Date of Patent: September 1, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Andrew Joseph Kelly, Yusuke Oniki, Yasutoshi Okuno, Ta-Chun Ma
-
Patent number: 10696840Abstract: A resin composition for semiconductor encapsulation, containing (A) an epoxy resin, (B) a phenolic resin-based curing agent, (C) an inorganic filler, and (D) amorphous carbon, wherein the amorphous carbon of the component (D) contains 30 atomic % or more of an SP3 structure and 55 atomic % or less of an SP2 structure.Type: GrantFiled: November 5, 2015Date of Patent: June 30, 2020Assignee: KYOCERA CORPORATIONInventors: Ken Uchida, Shinichi Kazama, Yoshitake Terashi
-
Patent number: 10700170Abstract: Embodiments of the present invention provide a multiple fin field effect transistor (finFET) with low-resistance gate structure. A metallization line is formed in parallel with the gate, and multiple contacts are formed over the fins which connect the metallization line to the gate. The metallization line provides reduced gate resistance, which allows fewer transistors to be used for providing In-Out (IO) functionality, thereby providing space savings that enable an increase in circuit density.Type: GrantFiled: April 29, 2014Date of Patent: June 30, 2020Assignee: GLOBALFOUNDRIES INC.Inventors: Guillaume Bouche, Andy Chih-Hung Wei
-
Patent number: 10665760Abstract: A method for producing at least one optoelectronic semiconductor component and an optoelectronic semiconductor component are disclosed. In an embodiment, the method includes providing a semiconductor layer sequence comprising a first semiconductor material configured to emit a first radiation and applying a conversion element at least partially on the semiconductor layer sequence via a cold method, wherein the conversion element comprises a second semiconductor material, and wherein the second semiconductor material is configured to convert the first radiation into a second radiation.Type: GrantFiled: November 17, 2017Date of Patent: May 26, 2020Assignee: OSRAM OPTO SEMICONDUCTORS GMBHInventors: Britta Goeoetz, Alexander Behres, Darshan Kundaliya
-
Patent number: 10651284Abstract: One illustrative method disclosed includes, among other things, selectively forming a gate-to-source/drain (GSD) contact opening and a CB gate contact opening in at least one layer of insulating material and forming an initial gate-to-source/drain (GSD) contact structure and an initial CB gate contact structure in their respective openings, wherein an upper surface of each of the GSD contact structure and the CB gate contact structure is positioned at a first level, and performing a recess etching process on the initial GSD contact structure and the initial CB gate contact structure to form a recessed GSD contact structure and a recessed CB gate contact structure, wherein a recessed upper surface of each of these recessed contact structures is positioned at a second level that is below the first level.Type: GrantFiled: October 24, 2017Date of Patent: May 12, 2020Assignee: GLOBALFOUNDRIES Inc.Inventors: Ruilong Xie, Youngtag Woo, Daniel Chanemougame, Bipul C. Paul, Lars W. Liebmann, Heimanu Niebojewski, Xuelian Zhu, Lei Sun, Hui Zang
-
Patent number: 10629808Abstract: A method for forming a phase change random access memory is provided. The method includes providing a substrate having a surface; and forming a dielectric layer on the surface of the substrate. The method also includes forming a through-hole penetrating through the dielectric layer; and forming an adhesion layer on inner surface of the through-hole. Further, the method includes forming a metal layer doped with inorganic ions on the adhesion layer to reduce over-etching of the metal layer and increase heating efficiency of the metal layer on the surface of the adhesion layer; and forming a phase change layer on the dielectric layer, the adhesion layer and the doped metal layer.Type: GrantFiled: July 30, 2015Date of Patent: April 21, 2020Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventors: Zhichao Li, Guangcai Fu
-
Patent number: 10615308Abstract: A light emitting device includes a base structure and a light emitting element. The light emitting element includes a first electrode and a second electrode. The first electrode includes a first electrode surface. The second electrode is separately provided from the first electrode. The second electrode includes a second electrode surface. The second electrode surface is spaced apart from the first electrode surface in a second direction different from a first direction. The second electrode surface includes a first part and a second part. The first part extends in a third direction different from each of the first direction and the second direction. The second part extends from the first part in the second direction. At least part of the second part has a curved profile extending from the first part when viewed in the first direction.Type: GrantFiled: June 1, 2015Date of Patent: April 7, 2020Assignee: NICHIA CORPORATIONInventors: Takuya Noichi, Hiroaki Kageyama
-
Patent number: 10615162Abstract: The semiconductor device includes a first fin-type pattern and a second fin-type pattern which extends along a first direction; a first gate structure and a second gate structure extending in a second direction, on the first fin-type pattern and the second fin-type pattern; and a shared epitaxial pattern which connects the first fin-type pattern and the second fin-type pattern between the first gate structure and the second gate structure. An upper surface of the shared epitaxial pattern includes a first shared slope and a second shared slope which connect the first gate structure and the second gate structure, a third shared slope which is in contact with the first gate structure and connects the first shared slope and the second shared slope, and a fourth shared slope which is in contact with the second gate structure and connects the first shared slope and the second shared slope.Type: GrantFiled: November 2, 2017Date of Patent: April 7, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Hyun Kwan Yu, Won Hyung Kang, Hyo Jin Kim, Sung Bu Min
-
Patent number: 10608104Abstract: A transistor device includes a semiconductor mesa region between first and second trenches in a semiconductor body, a body region of a first conductivity type and a source region of a second conductivity type in the semiconductor mesa region, a drift region of the second conductivity type in the semiconductor body, and a gate electrode adjacent the body region in the first trench, and dielectrically insulated from the body region by a gate dielectric. The body region separates the source region from the drift region and extends to the surface of the semiconductor mesa region adjacent the source region. The body region comprises a surface region which adjoins the surface of the semiconductor mesa region and the first trench. The surface region has a higher doping concentration than a section of the body region that separates the source region from the drift region.Type: GrantFiled: March 28, 2014Date of Patent: March 31, 2020Assignee: Infineon Technologies AGInventors: Alexander Philippou, Johannes Georg Laven, Christian Jaeger, Frank Wolter, Frank Pfirsch, Antonio Vellei
-
Patent number: 10600912Abstract: A method of making a vertical field effect transistor includes forming a semiconductor nanowire that extends from a substrate surface. A first sacrificial layer is deposited over the substrate surface, and a second sacrificial layer is deposited over the first sacrificial layer such that each of the first and second sacrificial layers are formed peripheral to the nanowire. The second sacrificial layer is then patterned to form a dummy gate structure. Thereafter, the first sacrificial layer is removed and source and drain regions are deposited via epitaxy directly over respective portions of the nanowire.Type: GrantFiled: January 18, 2018Date of Patent: March 24, 2020Assignee: International Business Machines CorporationInventor: Effendi Leobandung
-
Patent number: 10522591Abstract: The present disclosure provides one embodiment of a semiconductor structure that includes a first metal layer formed on a semiconductor substrate, wherein the first metal layer includes a first metal feature in a first region and a second metal feature in a second region; a second metal layer disposed on the first metal layer, wherein the second metal layer includes a third metal feature in the first region and a fourth metal feature in a second region; a magneto-resistive memory device sandwiched between the first metal feature and the third metal feature; and a capacitor sandwiched between the second metal feature and the fourth metal feature.Type: GrantFiled: October 30, 2013Date of Patent: December 31, 2019Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chung-Cheng Chou, Ya-Chen Kao, Tien-Wei Chiang
-
Patent number: 10522754Abstract: Two-terminal memory devices can be formed in part within a dielectric material that is electrically insulating and operates as a blocking layer to mitigate diffusion of metal particles employed in integrated circuit fabrication. This dielectric material can be protected from other fabrication processes corrosive to the dielectric material (e.g., CMP, HF clean, etc) by a silicon containing liner. Use of the silicon containing liner can enable a minimum thickness of the dielectric material to be preserved and can facilitate step height differences between adjacent material surfaces that form a two-terminal memory device to be on the order of less than about five angstroms. This small step height difference, particularly when underlying a switching layer of the two-terminal memory device, can yield excellent switching characteristics.Type: GrantFiled: April 5, 2017Date of Patent: December 31, 2019Assignee: Crossbar, Inc.Inventors: Sundar Narayanan, Zhen Gu, Natividad Vasquez
-
Patent number: 10504798Abstract: Gate isolation methods and structures leverage the formation of a sidewall spacer layer within a recess formed in an organic planarization layer. The spacer layer enables precise alignment of the cut region of a sacrificial gate, which may be backfilled with an isolation layer. By forming the isolation layer after a reliability anneal of the gate dielectric and after formation of a first work function metal layer, both the desired critical dimension (CD) and alignment of the isolation layer can be achieved.Type: GrantFiled: February 15, 2018Date of Patent: December 10, 2019Assignee: GLOBALFOUNDRIES INC.Inventors: Ruilong Xie, Chanro Park, Laertis Economikos, Andrew Greene, Siva Kanakasabapathy, John R. Sporre
-
Patent number: 10504893Abstract: A fin field effect transistor (FinFET) device structure and method for forming the same are provided. The FinFET device structure includes a first fin structure extending above a substrate and an isolation structure formed on the substrate. The first fin structure is embedded in the isolation structure, and the first fin structure has an upper portion and a lower portion. The upper portion is above the isolation structure, and the lower portion is below the isolation structure. The FinFET device structure also includes a protection layer formed on the sidewalls of the lower portion of the first fin structure.Type: GrantFiled: August 29, 2014Date of Patent: December 10, 2019Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventor: Shiang-Bau Wang
-
Patent number: 10490497Abstract: A method includes etching a mandrel layer to form mandrel strips, and selectively depositing metal lines on sidewalls of the mandrel strips. During the selective deposition, top surfaces of the mandrel strips are masked by dielectric masks. The method further includes removing the mandrel layer and the dielectric masks, filling spaces between the metal lines with a dielectric material, forming via openings in the dielectric material, with top surfaces of the metal lines exposed to the via openings, and filling the via openings with a conductive material to form vias.Type: GrantFiled: June 13, 2014Date of Patent: November 26, 2019Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chao-Hsien Peng, Hsiang-Huan Lee, Shau-Lin Shue