Patents Examined by Julio J. Maldonado
-
Patent number: 11823985Abstract: A leadframe includes a first frame part and a second frame part. The first frame part includes a bed portion including a first section being thin in a first direction, a first support portion, a first lead portion positioned between the bed portion and the first support portion in a second direction, the first lead portion being connected with the bed portion and the first support portion, a first extension portion being connected to the bed portion, and a second extension portion separated from the first extension portion in a third direction and connected to the bed portion. The second frame part includes a second support portion connected to the first and second extension portions, and a second lead portion connected to the second support portion.Type: GrantFiled: September 9, 2021Date of Patent: November 21, 2023Assignees: Kabushiki Kaisha Toshiba, Toshiba Electronic Devices & Storage CorporationInventor: Koji Araki
-
Patent number: 11817323Abstract: An etching method including: a preparation step of preparing a resin layer and an electronic component supported thereby; and a resin etching step of etching the resin layer. The electronic component has a first surface covered with a protective film, a second surface opposite thereto, and a sidewall therebetween. The second surface is facing the resin layer. The resin layer is larger than the electronic component when seen from the first surface side. The resin etching step includes: a deposition step of depositing a first film, using a first plasma, on a surface of the protective film and a surface of the resin layer; and a removal step of removing, using a second plasma, the first film deposited on the resin layer and at least part of the resin layer. The deposition and removal steps are alternately repeated, with the protective film allowed to continue to exist.Type: GrantFiled: March 1, 2021Date of Patent: November 14, 2023Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.Inventors: Shogo Okita, Atsushi Harikai, Akihiro Itou
-
Patent number: 11817346Abstract: An isolator includes a first insulating portion, a first electrode provided in the first insulating portion, a second insulating portion provided on the first insulating portion and the first electrode, a third insulating portion provided on the second insulating portion, and a second electrode provided in the third insulating portion. The second insulating portion includes a plurality of first voids and a second void. The plurality of first voids are arranged in a first direction parallel to an interface between the first insulating portion and the second insulating portion. At least one of the first voids is provided under the second void.Type: GrantFiled: February 22, 2021Date of Patent: November 14, 2023Assignees: Kabushiki Kaisha Toshiba, Toshiba Electronic Devices & Storage CorporationInventor: Akira Ishiguro
-
Patent number: 11800731Abstract: The present invention provides an organic electroluminescent device including an electron-leakage suppression layer and a hole-leakage suppression layer adjusted to have predetermined physical properties, in portions of a hole transporting area and an electron transporting area disposed on opposite sides of a light emitting layer, respectively, thereby reducing leakage of electrons and holes and thus improved in terms of characteristics such as a low driving voltage, high luminous efficiency, and long lifespan.Type: GrantFiled: March 3, 2021Date of Patent: October 24, 2023Assignee: Solus Advanced Materials Co., Ltd.Inventors: Jonghun Moon, Taehyung Kim, Hocheol Park, Songie Han
-
Patent number: 11791366Abstract: The present technology relates to a solid-state imaging device and an electronic device capable of improving a saturation characteristic. A photo diode is formed on a substrate, and a floating diffusion accumulates a signal charge read from the photo diode. A plurality of vertical gate electrodes is formed from a surface of the substrate in a depth direction in a region between the photo diode and the floating diffusion, and an overflow path is formed in a region interposed between a plurality of vertical gate electrodes. The present technology may be applied to a CMOS image sensor.Type: GrantFiled: November 2, 2021Date of Patent: October 17, 2023Assignee: SONY GROUP CORPORATIONInventor: Hideo Kido
-
Patent number: 11787976Abstract: A method of producing an anisotropic conductive film having a three-layer structure including a first connection layer, a second connection layer, and a third connection layer. The connection layers are each formed mainly of an insulating resin. The first connection layer is held between the second connection layer and the third connection layer.Type: GrantFiled: August 16, 2021Date of Patent: October 17, 2023Assignee: DEXERIALS CORPORATIONInventors: Seiichiro Shinohara, Yasushi Akutsu
-
Patent number: 11785861Abstract: The present disclosure provides a semiconductor structure, including an Nth metal layer, a bottom electrode over the Nth metal layer, a magnetic tunneling junction (MTJ) over the bottom electrode, a top electrode over the MTJ, and an (N+M)th metal layer over the Nth metal layer. N and M are positive integers. The (N+M)th metal layer surrounds a portion of a sidewall of the top electrode. A manufacturing method of forming the semiconductor structure is also provided.Type: GrantFiled: July 15, 2021Date of Patent: October 10, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Fu-Ting Sung, Chung-Chiang Min, Yuan-Tai Tseng, Chern-Yow Hsu, Shih-Chang Liu
-
Patent number: 11778817Abstract: A stack including a silicon oxide layer, a germanium-containing layer, and a III-V compound semiconductor layer is formed over a substrate. An alternating stack of insulating layers and spacer material layers is formed over the III-V compound semiconductor layer. The spacer material layers are formed as, or are subsequently replaced with, electrically conductive layers. Memory openings are formed through the alternating stack and into the III-V compound semiconductor layer. Memory opening fill structures including a memory film and a vertical semiconductor channel are formed in the memory openings. The vertical semiconductor channels can include a III-V compound semiconductor channel material that is electrically connected to the III-V compound semiconductor layer. The substrate and at least a portion of the silicon oxide layer can be subsequently detached.Type: GrantFiled: June 25, 2020Date of Patent: October 3, 2023Assignee: SANDISK TECHNOLOGIES LLCInventors: Ashish Kumar Baraskar, Raghuveer S. Makala, Peter Rabkin
-
Patent number: 11774804Abstract: A display device comprises a first substrate, a second substrate disposed opposite to the first substrate, a scan line disposed between the first substrate and the second substrate, and a spacer disposed between the scan line and the second substrate. The spacer overlaps the scan line.Type: GrantFiled: January 14, 2021Date of Patent: October 3, 2023Assignee: InnoLux CorporationInventors: Chi-Hsuan Nieh, Yu-Chien Kao, Po-Ju Yang, Shih-I Huang
-
Patent number: 11769665Abstract: Exemplary semiconductor processing methods may include forming a p-type silicon-containing material on a substrate including a first n-type silicon-containing material defining one or more features. The p-type silicon-containing material may extend along at least a portion of the one or more features defined in the first n-type silicon-containing material. The methods may include removing a portion of the p-type silicon-containing material. The portion of the p-type silicon-containing material may be removed from a bottom of the one or more features. The methods may include providing a silicon-containing material. The methods may include depositing a second n-type silicon-containing material on the substrate. The second n-type silicon-containing material may fill the one or more features formed in the first n-type silicon-containing material and may separate regions of remaining p-type silicon-containing material.Type: GrantFiled: January 11, 2022Date of Patent: September 26, 2023Assignee: Applied Materials, Inc.Inventors: Amirhasan Nourbakhsh, Raman Gaire, Tyler Sherwood, Lan Yu, Roger Quon, Siddarth Krishnan
-
Patent number: 11764113Abstract: Techniques herein include methods for fabricating CFET devices. The methods enable high-temperature processes to be performed for FINFET and gate all around (GAA) technologies without degradation of temperature sensitive materials within the device and transistors. In particular, high temperature anneals and depositions can be performed prior to deposition of temperature-sensitive materials, such as work function metals and silicides. The methods enable at least two transistor devices to be fabricated in a stepwise manner while preventing thermal violations of any materials in either transistor.Type: GrantFiled: August 3, 2021Date of Patent: September 19, 2023Assignee: Tokyo Electron LimitedInventors: Jeffrey Smith, Daniel Chanemougame, Lars Liebmann, Paul Gutwin, Robert Clark, Anton Devilliers
-
Patent number: 11757008Abstract: Layered structures described herein include electronic devices with 2-dimensional electron gas between polar-oriented cubic rare-earth oxide layers on a non-polar semiconductor. Layered structure includes a semiconductor device, comprising a III-N layer or rare-earth layer, a polar rare-earth oxide layer grown over the III-N layer or rare-earth layer, a gate terminal deposited or grown over the polar rare-earth oxide layer, a source terminal that is deposited or epitaxially grown over the layer, and a drain terminal that is deposited or grown over the layer.Type: GrantFiled: February 15, 2019Date of Patent: September 12, 2023Assignee: IQE plcInventors: Rytis Dargis, Andrew Clark, Richard Hammond, Rodney Pelzel, Michael Lebby
-
Patent number: 11757065Abstract: A light-emitting component a first layer stack configured to generate light, at least one additional layer stack configured to generate light, where each of the first layer stack and the at least one additional layer stack are separately drivable from one another and where an auxiliary structure is arranged between the first layer stacks and the at least one additional layer stacks.Type: GrantFiled: September 28, 2021Date of Patent: September 12, 2023Assignee: OSRAM OLED GmbHInventors: Daniel Riedel, Andreas Rausch, Ulrich Niedermeier
-
Patent number: 11756917Abstract: A method for processing a semiconductor wafer is provided. A semiconductor wafer includes a first main surface and a second main surface. Defects are generated inside the semiconductor wafer to define a detachment plane parallel to the first main surface. Processing the first main surface defines a plurality of electronic semiconductor components. A glass structure is provided which includes a plurality of openings. The glass structure is attached to the processed first main surface, each of the plurality of openings leaving a respective area of the plurality of electronic semiconductor components uncovered. A polymer layer is applied to the second main surface and the semiconductor wafer is split into a semiconductor slice and a remaining semiconductor wafer by cooling the polymer layer beneath its glass transition temperature along the detachment plane. The semiconductor slice includes the plurality of electronic semiconductor components.Type: GrantFiled: March 16, 2021Date of Patent: September 12, 2023Assignee: Infineon Technologies Austria AGInventors: Carsten von Koblinski, Daniel Pedone, Matteo Piccin, Roland Rupp, Chiew Li Tai, Jia Yi Wong
-
Patent number: 11749710Abstract: According to some embodiments, an integrated circuit device is disclosed. The integrated circuit device include at least one inductor having at least one turn, a magnetic coupling ring positioned adjacent to the at least one inductor, the magnetic coupling ring comprising at least two magnetic coupling turns, the at least two magnetic coupling turns are disposed adjacent to the at least one turn to enable magnetic coupling between the at least two magnetic coupling turns and the at least one turn The integrated circuit device also includes a power electrode and a ground electrode, wherein the power electrode and the ground electrode are coupled to the at least one inductor and the magnetic coupling ring to provide a first current in the at least one inductor having a direction opposite to a second current in the magnetic coupling ring to cancel at least a portion of a magnetic field generated by the at least one inductor.Type: GrantFiled: April 5, 2021Date of Patent: September 5, 2023Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chao Chieh Li, Hao-chieh Chan
-
Patent number: 11742293Abstract: A multiple die package is described that has an embedded bridge to connect the dies. One example is a microelectronic package that includes a package substrate, a silicon bridge embedded in the substrate, a first interconnect having a first plurality of contacts at a first location of the silicon bridge, a second interconnect having a second plurality of contacts at a second location of the silicon bridge, a third interconnect having a third plurality of contacts at a third location of the silicon bridge, and an electrically conductive line in the silicon bridge connecting a contact of the first interconnect, a contact of the second interconnect, and a contact of the third interconnect each to each other.Type: GrantFiled: March 22, 2017Date of Patent: August 29, 2023Assignee: Intel CorporationInventors: Yidnekachew S. Mekonnen, Kemel Aygun, Ravindranath V. Mahajan, Christopher S. Baldwin, Rajasekaran Swaminathan
-
Patent number: 11735656Abstract: A semiconductor structure that includes at least one lateral diffusion field effect transistor is described. The structure includes a source contact and a gate shield that enables the line width of an ohmic region that electrically connects the source/body region to the gate shield to be smaller than the minimum contact feature size. The gate shield defines a bottom recess for forming a narrower bottom portion of the source contact, and a section that flares outward with distance from the ohmic region to extend above and laterally beyond the ohmic region. By providing a wider area for the source contact, the flared portion of the gate shield allows the portion of the gate shield that contacts the ohmic region to be narrower than the minimum contact feature size. As a result, the cell pitch of the lateral diffusion field effect transistor can be reduced.Type: GrantFiled: September 9, 2020Date of Patent: August 22, 2023Assignee: Silanna Asia Pte LtdInventors: Touhidur Rahman, Shanghui Larry Tu
-
Patent number: 11737215Abstract: A printed circuit film includes: a base film including a first film portion extending in a first direction, a second film portion extending in the first direction, and a third film portion extending in the first direction; a plurality of lead wires extending in the second direction and disposed on the first, second, and third film portions, the plurality of lead wires being spaced apart from each other in the first direction; and a bonding member including: a conductive member disposed to overlap the plurality of lead wires on the first film portion; a first non-conductive member disposed to overlap the plurality of lead wires and the second film portion; and a second non-conductive member disposed to overlap the plurality of lead wires and the third film portion, wherein the conductive member is disposed between the first non-conductive member and the second non-conductive member in the second direction.Type: GrantFiled: March 10, 2021Date of Patent: August 22, 2023Assignee: Samsung Display Co., Ltd.Inventors: Dong Hyun Lee, Seung Soo Ryu, Sang Hyuck Yoon
-
Patent number: 11724352Abstract: A wafer processing method in which a wafer including devices on a front surface side is processed. The method includes a wafer-with-protective-component forming step of forming the wafer with a protective component through sticking the protective component formed of a resin that softens by heat to the front surface side by pressing and heating the protective component, a thickness measurement step of measuring a thickness of the protective component in the wafer with the protective component, and a grinding step of holding the wafer with the protective component by a chuck table and grinding a back surface side of the wafer until a thickness of the wafer becomes an intended finished thickness. In the grinding step, the thickness of the protective component measured in the thickness measurement step is subtracted from a total thickness of the wafer with the protective component to calculate the thickness of the wafer.Type: GrantFiled: April 29, 2021Date of Patent: August 15, 2023Assignee: DISCO CORPORATIONInventors: Toshiyuki Sakai, Heidi Lan
-
Patent number: 11728405Abstract: A semiconductor structure includes source/drain (S/D) features disposed over a semiconductor substrate, a metal gate stack disposed between the S/D features, where the metal gate stack traverses a channel region between the S/D features, gate spacers disposed on sidewalls of the metal gate stack, and an etch-stop layer (ESL) disposed over the gate spacers and the S/D features. The semiconductor structure further includes an oxide liner disposed on the ESL, where the oxide liner includes silicon oxide and silicon dioxide, and an interlayer dielectric (ILD) layer disposed on the oxide liner, where composition of the ILD layer is different from composition of the oxide liner.Type: GrantFiled: March 16, 2020Date of Patent: August 15, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Bwo-Ning Chen, Xusheng Wu, Chang-Miao Liu, Shih-Hao Lin