Patents Examined by Kimberly Trice
-
Patent number: 7514293Abstract: According to the method of manufacturing a semiconductor device, a lead frame is provided wherein the thickness of a tab-side end portion of a silver plating for wire connection formed on each suspending lead 1e is smaller than that of a silver plating formed on each lead. Thereafter, a semiconductor chip is mounted onto a tab. In this case, since the entire surface of the silver plating on the suspending lead 1e is in a crushed state, it is possible to prevent contact of the semiconductor chip with the silver plating when mounting the chip onto the tab. Consequently, in a die bonding process, the semiconductor chip can slide on the tab without contacting the silver plating and thereby making it possible to diminish damage to the semiconductor chip when mounted onto the tab and hence to possibly prevent cracking or chipping of the chip when assembling the semiconductor device.Type: GrantFiled: August 14, 2008Date of Patent: April 7, 2009Assignee: Renesas Technology Corp.Inventors: Kenji Amano, Hajime Hasebe
-
Patent number: 7504723Abstract: A connector layout for arranging a plurality of parallel electrical connectors between two electronic devices. In one device, each connector has a strip connected to a bump pad. The bump pad is superimposed on and electrically connected to a bump pad on the other device. Each strip has a certain required strip width and each bump pad has a certain required pad width. The connectors are grouped into a group of three or more. Within each group, a strip is connected to a bump pad along one side edge thereof, and the bump pads are offset in two directions such that after the bump pads are superimposed, the pattern of the connected connectors in each group of connectors resembles a plurality of zigzag paths offset to maintain a constant gap between two strips. As such, the gap between two connectors can be minimized.Type: GrantFiled: June 1, 2006Date of Patent: March 17, 2009Assignee: AU Optronics CorporationInventors: Wen-Hui Peng, Yu-Ching Chen
-
Patent number: 7495339Abstract: There is provided a connection structure between a Si electrode (Si member) and an Al wire (Al member). Between the Si electrode and the Al wire, a first part and second parts are present in interposed relation. Each of the first and second parts is in contact with the Si electrode and with the Al wire. In the first part, a Si oxide layer and an Al oxide layer are present. The Si oxide layer is in contact with the Si electrode. The Al oxide layer is interposed between the Si oxide layer and the Al wire. In some of the second parts, Al is present. In the others of the second parts, a Si portion and an Al portion are present.Type: GrantFiled: October 10, 2006Date of Patent: February 24, 2009Assignee: Panasonic CorporationInventors: Masanori Minamio, Hiroaki Fujimoto, Atsuhito Mizutani, Hisaki Fujitani, Toshiyuki Fukuda
-
Patent number: 7494875Abstract: A method, in one embodiment, includes etching first and second dielectric regions in a substantially isotropic manner through first and second openings of a mask layer to create first and second trenches. The first and second dielectric regions are disposed on opposite sides of a mesa of semiconductor material, the mesa having first and second sidewalls that respectively adjoin the first and second dielectric regions. The first and second dielectric regions in the first and second trenches are then etched in a substantially isotropic manner to expose the first and second sidewalls. A gate oxide is formed on the first and second sidewalls of the mesa. It is emphasized that this abstract is provided to comply with the rules requiring an abstract that will allow a searcher or other reader to quickly ascertain the subject matter of the technical disclosure.Type: GrantFiled: March 15, 2008Date of Patent: February 24, 2009Assignee: Power Integrations, Inc.Inventor: Donald Ray Disney
-
Patent number: 7494862Abstract: Methods for uniformly tip doping a silicon body of a non-planar transistor and devices and systems formed by such methods. In one embodiment, a method can include vertical tip ion implantation of a silicon body with at least three surfaces on a substrate followed by conformal deposition of a dielectric material. The dielectric material can be selectively etched to expose a top surface of the silicon body followed by selective re-oxidation of the top surface for form a mask. The remaining dielectric material can be removed followed by angled ion implantation of at least two sidewalls of the silicon body. The mask can be removed resulting in a silicon body with uniform doping.Type: GrantFiled: September 29, 2006Date of Patent: February 24, 2009Assignee: Intel CorporationInventors: Brian Doyle, Robert Chau, Suman Datta, Jack Kavalieros
-
Patent number: 7491618Abstract: Semiconductor structures and methods for suppressing latch-up in bulk CMOS devices. The semiconductor structure comprises first and second adjacent doped wells formed in the semiconductor material of a substrate. A trench, which includes a base and first sidewalls between the base and the top surface, is defined in the substrate between the first and second doped wells. The trench is partially filled with a conductor material that is electrically coupled with the first and second doped wells. Highly-doped conductive regions may be provided in the semiconductor material bordering the trench at a location adjacent to the conductive material in the trench.Type: GrantFiled: January 26, 2006Date of Patent: February 17, 2009Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, David Vaclav Horak, Charles William Koburger, III, Jack Allan Mandelman, William Robert Tonti
-
Patent number: 7485487Abstract: The present invention in one embodiment provides a method of forming a memory device including providing a first dielectric layer including at least one via containing a metal stud; providing a second dielectric layer atop the first dielectric layer; recessing the metal stud to expose a sidewall of the via; etching the sidewall of the via in the first dielectric layer with a isotropic etch step to produce an undercut region extending beneath a portion of the second dielectric layer; forming a conformal insulating layer on at least the portion of the second dielectric layer overlying the undercut region to provide a keyhole; etching the conformal insulating layer with an anisotropic etch to provide a collar that exposes the metal stud; forming a barrier metal within the collar in contact with the metal stud; and forming a phase change material in contact with the barrier metal.Type: GrantFiled: January 7, 2008Date of Patent: February 3, 2009Assignee: International Business Machines CorporationInventors: Matthew J. Breitwisch, Roger W. Cheek, Eric A. Joseph, Chung H. Lam, Alejandro G. Schrott
-
Patent number: 7485567Abstract: A method for manufacturing a microelectronic circuit includes the steps of providing a first wiring level comprising first wiring level conductors separated by a first wiring level dielectric material; forming a plurality of alternating layers of layer dielectric material and sacrificial material over the first wiring level; and forming a plurality of interconnect openings and a plurality of gap openings in the alternating layers of layer dielectric material and sacrificial material. The interconnect openings are formed over the first wiring level conductors. The method further includes forming (i) metallic conductors comprising second wiring level conductors, and (ii) interconnects, at the interconnect openings; and removing the layers of the sacrificial material through the gap openings.Type: GrantFiled: February 2, 2007Date of Patent: February 3, 2009Assignee: International Business Machines CorporationInventors: Lawrence A. Clevenger, Matthew E. Colburn, Louis C. Hsu, Wai-Kin Li
-
Patent number: 7442591Abstract: A semiconductor device has two types of multi-gate transistors, N channel and P channel, in which each type has a bottom gate and a top gate. The bottom gate and the top gate of the N channel transistors are chosen to be of a metal or metals that are for optimizing the performance of the N channel transistors. Similarly, the bottom gate and the top gate of the P channel transistors are chosen to be of a metal or metals that are for optimizing the performance of the P channel transistors.Type: GrantFiled: April 19, 2006Date of Patent: October 28, 2008Assignee: Freescale Semiconductor, Inc.Inventor: Thuy B. Dao
-
Patent number: 7439172Abstract: A method for manufacturing a circuit includes the step of providing a first wiring level comprising first wiring level conductors separated by a first wiring level dielectric material. A first dielectric layer with a plurality of interconnect openings and a plurality of gap openings is formed above the first wiring level. The interconnect openings and the gap openings are pinched off with a pinching dielectric material to form relatively low dielectric constant (low-k) volumes in the gap openings. Metallic conductors comprising second wiring level conductors and interconnects to the first wiring level conductors are formed at the interconnect openings while maintaining the relatively low-k volumes in the gap openings. The gap openings with the relatively low-k volumes reduce parasitic capacitance between adjacent conductor structures formed by the conductors and interconnects.Type: GrantFiled: January 16, 2007Date of Patent: October 21, 2008Assignee: International Business Machines CorporationInventors: Lawrence A. Clevenger, Matthew E. Colburn, Louis C. Hsu, Wai-Kin Li
-
Patent number: 7432213Abstract: A connector layout for arranging a plurality of parallel electrical connectors between two electronic devices. Each connector has a strip connected to a bump pad. Each strip has a certain required strip width and each bump pad has a certain required pad width. Each bump pad on one electronic device is electrically connected to a corresponding bump pad on the other device by superimposition. The connectors are grouped into a group of three or more. Within each group, a strip is connected to a bump pad along one side edge thereof, and the bump pads are offset in two directions such that after the bump pads are superimposed, the pattern of the connected connectors in each group of connectors resembles a plurality of zigzag paths offset to maintain a constant gap between two strips. As such, the gap between two connectors can be minimized.Type: GrantFiled: August 4, 2005Date of Patent: October 7, 2008Assignee: AU Optronics CorporationInventors: Wen-Hui Peng, Chien-Chung Chen, Yu-Ching Chen
-
Patent number: 7432188Abstract: A structure of bumps formed on an under bump metallurgy layer (UBM layer) and a method for making the same, wherein the structure includes a wafer, a UBM layer, a second photo resist and a bump. The wafer has a plurality of solder pads and a protection layer, and the protection layer covers the surface of the wafer and exposes parts of the solder pads. The UBM layer is disposed on the solder pads and the protection layers, and has an undercut structure. The second photo resist is disposed in the undercut structure. The bump is disposed on the UMB layer, so that the UMB layer will not react with the bump during a reflow process and the problem of stress concentration will be avoided so as to make the bump more stable.Type: GrantFiled: November 20, 2006Date of Patent: October 7, 2008Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Chi-Long Tsai, Wan-Huei Lu
-
Patent number: 7429500Abstract: According to the method of manufacturing a semiconductor device, a lead frame is provided wherein the thickness of a tab-side end portion of a silver plating for wire connection formed on each suspending lead 1e is smaller than that of a silver plating formed on each lead. Thereafter, a semiconductor chip is mounted onto a tab. In this case, since the entire surface of the silver plating on the suspending lead 1e is in a crushed state, it is possible to prevent contact of the semiconductor chip with the silver plating when mounting the chip onto the tab. Consequently, in a die bonding process, the semiconductor chip can slide on the tab without contacting the silver plating and thereby making it possible to diminish damage to the semiconductor chip when mounted onto the tab and hence to possibly prevent cracking or chipping of the chip when assembling the semiconductor device.Type: GrantFiled: April 24, 2006Date of Patent: September 30, 2008Assignee: Renesas Technology Corp.Inventors: Kenji Amano, Hajime Hasebe
-
Patent number: 7427525Abstract: Various embodiments of the present invention are directed to methods for coupling semiconductor-based photonic devices to diamond. In one embodiment of the present invention, a method for coupling a photonic device with a diamond structure comprises embedding the diamond structure in a first substrate, where the first substrate comprises a first transparent material. The photonic device is formed in a semiconductor material, which is supported by a second substrate. An intermediate structure is formed by depositing a second transparent material over the photonic device. The second transparent material may have substantially the same refractive index as the first transparent material. The intermediate structure is then separated from the second substrate, and the intermediated structure is adhered to the first substrate so that the photonic device optically couples with the diamond structure.Type: GrantFiled: October 13, 2006Date of Patent: September 23, 2008Assignee: Hewlett-Packard Development Company, L.P.Inventors: Charles Santori, Sean Spillane, Marco Fiorentino, David Fattal, Raymond G. Beausoleil, Wei Wu, Theodore I. Kamins
-
Patent number: 7422926Abstract: A process for manufacturing phase change memory cells includes the step of forming a heater element in a semiconductor wafer and a storage region of a phase change material on and in contact with the heater element. In order to form the heater element and the phase change storage region a heater structure is first formed and a phase change layer is deposited on and in contact with the heater structure. Then, the phase change layer and the heater structure are defined by subsequent self-aligned etch steps.Type: GrantFiled: June 2, 2006Date of Patent: September 9, 2008Assignee: STMicroelectronics S.r.l.Inventors: Fabio Pellizzer, Roberto Bez, Enrico Varesi, Agostino Pirovano, Pietro Petruzza
-
Patent number: 7419874Abstract: The invention is to prevent dielectric breakdown of a capacitor in a semiconductor device having the capacitor and a MOS transistor formed on a same semiconductor substrate. A SiO2 film that is to be a gate insulation film of a high voltage MOS transistor is formed on a whole surface of a P-type semiconductor substrate. A photoresist layer is selectively formed in a high voltage MOS transistor formation region and on a part of a SiO2 film covering edges of trench isolation films adjacent to a capacitor formation region, and the SiO2 film is removed by etching using this photoresist layer as a mask. Since the photoresist layer functions as a mask in this etching, the edges of the trench isolation films adjacent to the capacitor are not cut too deep. The SiO2 film remaining in this etching and a SiO2 film to be formed thereafter form a capacitor insulation film.Type: GrantFiled: January 12, 2006Date of Patent: September 2, 2008Assignee: Sanyo Electric Co., Ltd.Inventors: Tatsuya Fujishima, Mikio Fukuda, Yuji Tsukada, Keiji Ogata, Izuo Iida
-
Patent number: 7407878Abstract: A method of providing electrically conductive bumps on electrode pads of a microelectronic substrate. The method includes: providing a microelectronic substrate including electrode pads exhibiting an electrode pad pattern; providing solder portions onto respective ones of the electrode pads according to the electrode pad pattern; reflowing the solder portions to form solder bumps therefrom, reflowing comprising applying localized heating to each of the solder portions to reflow the same.Type: GrantFiled: September 28, 2006Date of Patent: August 5, 2008Assignee: Intel CorporationInventor: Yonggang Li
-
Patent number: 7393748Abstract: A NAND cell unit is formed with an advanced gate forming process on a semiconductor layer of a first conductivity type, which is formed on a semiconductor substrate of the first conductivity type with an insulating film interposed therebetween. First impurity-doped layers of a second conductivity type are formed on the semiconductor layer, which serve as channel regions of the select gate transistors Bit line contact- and source line contact-use second impurity-doped layers of the first conductivity type are formed at bit line and source line contact portions, sidewalls of which are covered with an insulating film.Type: GrantFiled: December 12, 2006Date of Patent: July 1, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Fumitaka Arai, Toshiyuki Enda, Hiroyoshi Tanimoto, Naoki Kusunoki, Nobutoshi Aoki, Riichiro Shirota, Hiroshi Watanabe, Takamitsu Ishihara
-
Patent number: 7381618Abstract: A method, in one embodiment, includes etching first and second dielectric regions in a substantially isotropic manner through first and second openings of a mask layer to create first and second trenches. The first and second dielectric regions are disposed on opposite sides of a mesa of semiconductor material, the mesa having first and second sidewalls that respectively adjoin the first and second dielectric regions. The first and second dielectric regions in the first and second trenches are then etched in a substantially isotropic manner to expose the first and second sidewalls. A gate oxide is formed on the first and second sidewalls of the mesa. It is emphasized that this abstract is provided to comply with the rules requiring an abstract that will allow a searcher or other reader to quickly ascertain the subject matter of the technical disclosure.Type: GrantFiled: October 3, 2006Date of Patent: June 3, 2008Assignee: Power Integrations, Inc.Inventor: Donald Ray Disney
-
Patent number: 7375016Abstract: Disclosed herein is a method for fabricating a memory device. According to the present invention, during an etching process for forming a recess gate region, a device isolation film is etched using a mask partially exposing a channel region and its neighboring device isolation film, and then a semiconductor substrate is etched, thus preventing a silicon horn in the recess gate region from being formed. Accordingly, a margin for the etching process is increased.Type: GrantFiled: December 30, 2005Date of Patent: May 20, 2008Assignee: Hynix Semiconductor Inc.Inventor: Sang Don Lee