Patents Examined by Krista Soderholm
-
Patent number: 9723766Abstract: An embodiment of a power-supply module includes a package having sides, a first power-supply component disposed in the package, and an electromagnetic-interference (EMI) shield disposed adjacent to two sides of the package. For example, such a module may include component-mounting platforms (e.g., a lead frame or printed circuit board) on the top and bottom sides of the module, and these platforms may provide a level of EMI shielding specified for a particular application. Consequently, such a module may provide better EMI shielding than modules with shielding along only one side (e.g., the bottom) of the module. Moreover, if the module components are mounted to, or otherwise thermally coupled to, the shielding platforms, then the module may provide multi-side cooling of the components.Type: GrantFiled: February 25, 2011Date of Patent: August 1, 2017Assignee: INTERSIL AMERICAS LLCInventors: Jian Yin, Nikhil Vishwanath Kelkar, Michael Althar
-
Patent number: 9711472Abstract: A solder bump structure for a ball grid array (BGA) includes at least one under bump metal (UBM) layer and a solder bump formed over the at least one UBM layer. The solder bump has a bump width and a bump height and the ratio of the bump height over the bump width is less than 1.Type: GrantFiled: August 4, 2014Date of Patent: July 18, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jung-Hua Chang, Cheng-Lin Huang, Jing-Cheng Lin
-
Patent number: 9711427Abstract: A package includes a die, which includes a semiconductor substrate, a plurality of through-vias penetrating through the semiconductor substrate, a seal ring overlapping and connected to the plurality of through-vias, and a plurality of electrical connectors underlying the semiconductor substrate and connected to the seal ring. An interposer is underlying and bonded to the die. The interposer includes a substrate, and a plurality of metal lines over the substrate. The plurality of metal lines is electrically coupled to the plurality of electrical connectors. Each of the plurality metal lines has a first portion overlapped by the first die, and a second portion misaligned with the die. A thermal conductive block encircles the die, and is mounted on the plurality of metal lines of the interposer.Type: GrantFiled: August 4, 2014Date of Patent: July 18, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Jing-Cheng Lin
-
Patent number: 9673177Abstract: A technique relates to forming a chip assembly. Top and bottom chip stack elements containing solder pads and a solder material are provided. Soluble standoffs are applied to the bottom chip stack element. The chip stack elements are aligned to bring the top solder pad in proximity to the bottom solder pad and the temperature is raised to a temperature above the melting temperature of the solder material to form a connected chip assembly. The connected chip assembly is cooled to re-solidify the solder material and soluble standoffs are removed from the connected chip assembly.Type: GrantFiled: December 15, 2015Date of Patent: June 6, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Benjamin V. Fasano, Mark W. Kapfhammer, David J. Lewison, Thomas E. Lombardi, Thomas Weiss
-
Patent number: 9659833Abstract: A semiconductor package includes an adhesive member disposed on a package substrate to have a trapezoid cross-section view, and a semiconductor chip disposed on the adhesive member and attached to the package substrate by the adhesive member. The semiconductor chip has a first surface and a second surface facing the first surface, and the second surface of the semiconductor chip contacts the adhesive member. The semiconductor chip includes a tension supplement pattern attached to the second surface and spaced apart from the package substrate.Type: GrantFiled: July 24, 2015Date of Patent: May 23, 2017Assignee: SK hynix Inc.Inventors: Dae Woong Lee, Tae Min Kang, Han Jun Bae
-
Patent number: 9653341Abstract: A semiconductor structure includes a die including a first surface, a recess extended from an aperture disposed on the first surface and including a sidewall disposed within the die, and a polymeric member configured for filling and sealing the recess and including a first outer surface and a second outer surface, wherein the first outer surface is interfaced with the sidewall of the recess.Type: GrantFiled: March 5, 2014Date of Patent: May 16, 2017Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Chia-Chun Miao, Chao-Wen Shih, Shih-Wei Liang, Ching-Feng Yang
-
Patent number: 9640478Abstract: A semiconductor device includes a semiconductor substrate on which a structure portion is provided except a peripheral portion thereof, and has a laminated structure including low dielectric films and wiring lines, the low dielectric films having a relative dielectric constant of 3.0 or lower and a glass transition temperature of 400° C. or higher. An insulating film is formed on the structure portion. A connection pad portion is arranged on the insulating film and connected to an uppermost wiring line of the laminated structure portion. A bump electrode is provided on the connection pad portion. A sealing film made of an organic resin is provided on a part of the insulating film which surrounds the bump electrode. Side surfaces of the laminated structure portion are covered with the insulating film and/or the sealing film.Type: GrantFiled: June 25, 2015Date of Patent: May 2, 2017Assignee: AOI ELECTRONICS CO., LTD.Inventors: Aiko Mizusawa, Osamu Okada, Takeshi Wakabayashi, Ichiro Mihara
-
Patent number: 9627292Abstract: A semiconductor housing includes a fixing mechanism and at least one side having structurings. A method for producing a semiconductor device is provided in which a thermally conductive paste is applied on the at least one side of the semiconductor housing and/or of a heat sink. The semiconductor housing is fixed to the heat sink by means of the fixing mechanism. A pressure is exerted on the thermally conductive paste by means of the fixing mechanism and the thermally conductive paste is diverted by means of diversion channels depending on the pressure exerted.Type: GrantFiled: September 25, 2013Date of Patent: April 18, 2017Assignee: Infineon Technologies AGInventors: Ralf Otremba, Josef Hoeglauer, Xaver Schloegel, Juergen Schredl
-
Patent number: 9589910Abstract: A semiconductor device has a base substrate with first and second opposing surfaces. A first etch-resistant conductive layer is formed over the first surface of the base substrate. A second etch-resistant conductive layer is formed over the second surface of the base substrate. A first semiconductor die has bumps formed over contact pads on an active surface of the first die. The first die is mounted over a first surface of the first conductive layer. An encapsulant is deposited over the first die and base substrate. A portion of the base substrate is removed to form electrically isolated base leads between opposing portions of the first and second conductive layers. A second semiconductor die is mounted over the encapsulant and a second surface of the first conductive layer between the base leads. A height of the base leads is greater than a thickness of the second die.Type: GrantFiled: March 18, 2013Date of Patent: March 7, 2017Assignee: STATS ChipPAC Pte. Ltd.Inventors: Reza A. Pagaila, Dioscoro A. Merilo
-
Patent number: 9570370Abstract: A multi chip package includes a protective layer having an upper surface that surrounds a first chip and a second chip, which are mounted over a first substrate, to expose an upper surface of the first chip and an upper surface of the second chip, a heat spreader disposed over the upper surfaces, and a thermal interface material disposed at an interface between the heat spreader and the upper surfaces.Type: GrantFiled: August 15, 2014Date of Patent: February 14, 2017Assignee: SK HYNIX INC.Inventors: Tac Keun Oh, Jong Hoon Kim, Ho Young Son, Jeong Hwan Lee
-
Patent number: 9564413Abstract: A semiconductor device has a first semiconductor die including an active region formed on a surface of the first semiconductor die. The active region of the first semiconductor die can include a sensor. An encapsulant is deposited over the first semiconductor die. A conductive layer is formed over the encapsulant and first semiconductor die. An insulating layer can be formed over the first semiconductor die. An opening is formed in the insulating layer over the active region. A transmissive layer is formed over the first semiconductor die including the active region. The transmissive layer includes an optical dielectric material or an optical transparent or translucent material. The active region is responsive to an external stimulus passing through the transmissive layer. A plurality of bumps is formed through the encapsulant and electrically connected to the conductive layer. A second semiconductor die is disposed adjacent to the first semiconductor die.Type: GrantFiled: July 10, 2012Date of Patent: February 7, 2017Assignee: STATS ChipPAC Pte. Ltd.Inventors: Byung Joon Han, Il Kwon Shim, Heap Hoe Kuan
-
Patent number: 9537036Abstract: Interconnects for optoelectronic devices are described. For example, an interconnect for an optoelectronic device includes an interconnect body having an inner surface, an outer surface, a first end, and a second end. A plurality of bond pads is coupled to the inner surface of the interconnect body, between the first and second ends. A stress relief feature is disposed in the interconnect body. The stress relief feature includes a slot disposed entirely within the interconnect body without extending through to the inner surface, without extending through to the outer surface, without extending through to the first end, and without extending through to the second end of the interconnect body.Type: GrantFiled: June 13, 2014Date of Patent: January 3, 2017Assignee: SunPower CorporationInventors: Ryan Linderman, Keith Johnston, Thomas Phu, Matthew Dawson
-
Patent number: 9520350Abstract: Bumpless build-up layer (BBUL) semiconductor packages with ultra-thin dielectric layers are described. For example, an apparatus includes a semiconductor die including an integrated circuit having a plurality of external conductive bumps. A semiconductor package houses the semiconductor die. The semiconductor package includes a dielectric layer disposed above the plurality of external conductive bumps. A conductive via is disposed in the dielectric layer and coupled to one of the plurality of conductive bumps. A conductive line is disposed on the dielectric layer and coupled to the conductive via.Type: GrantFiled: March 13, 2013Date of Patent: December 13, 2016Assignee: Intel CorporationInventors: Weng Hong Teh, Emile Davies-Venn, Ebrahim Andideh, Digvijay A. Raorane, Daniel N. Sobieski
-
Patent number: 9515008Abstract: An integrated circuit die includes conductive connection sites located at least on a surface of the integrated circuit die within a contiguous region thereof. The integrated circuit also includes a core circuit located outside the contiguous region. The core circuit is coupled to at least one of the connection sites.Type: GrantFiled: February 9, 2016Date of Patent: December 6, 2016Assignee: Rambus Inc.Inventors: Frederick A. Ware, Ely Tsern, Thomas Vogelsang
-
Patent number: 9490187Abstract: The semiconductor package includes: a substrate having a window and first and second bond fingers arranged over a first surface along a periphery of the window; a first semiconductor chip disposed within the window and having a plurality of first bonding pads arranged over edges of an upper surface; a plurality of first connection members electrically coupling the first bonding pads with the first bonding fingers; a second semiconductor chip disposed over the first semiconductor chip and the first surface of the substrate and a plurality of second bonding pads in the edges of the lower surface; a plurality of second connection members electrically coupling the second bonding pads with the second bonding fingers of the substrate adjacent to the second bonding pads; and an encapsulation member formed over the first surface of the substrate to cover side surfaces of the second semiconductor chip.Type: GrantFiled: August 15, 2014Date of Patent: November 8, 2016Assignee: SK HYNIX INC.Inventor: Cheol Ho Joh
-
Patent number: 9490190Abstract: A die includes a semiconductor substrate, a through-via penetrating through the semiconductor substrate, a seal ring overlying and connected to the through-via, and an electrical connector underlying the semiconductor substrate and electrically coupled to the seal ring through the through-via.Type: GrantFiled: September 21, 2012Date of Patent: November 8, 2016Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jing-Cheng Lin, Shih-Yi Syu
-
Patent number: 9478484Abstract: In accordance with an embodiment of the present invention, a semiconductor device includes a lead frame having a die paddle and a lead. A chip is disposed over the die paddle of the lead frame. The semiconductor device further includes a clip, which is disposed over the chip. The clip couples a pad on the chip to the lead of the lead frame. The clip also includes a heat sink.Type: GrantFiled: October 19, 2012Date of Patent: October 25, 2016Assignee: Infineon Technologies Austria AGInventors: Ralf Otremba, Klaus Schiess, Chee Voon Tan
-
Patent number: 9450061Abstract: A metal bump structure for use in a driver IC includes a passivation layer disposed on a metal pad and defining a recess on the metal pad, an adhesion layer in said recess, on the metal pad and on the passivation layer, a metal bump disposed in the recess and completely covering the adhesion layer, and a capping layer disposed on the metal bump and completely covering the metal bump so that the metal bump is not exposed to an ambient atmosphere.Type: GrantFiled: May 5, 2014Date of Patent: September 20, 2016Assignee: HIMAX TECHNOLOGIES LIMITEDInventor: Chiu-Shun Lin
-
Patent number: 9443793Abstract: A first chip including electrodes is mounted above an expanded semiconductor chip formed by providing an expanded portion at an outer edge of a second chip including chips. The electrodes of the first chip are electrically connected to the electrodes of the second chip by conductive members. A re-distribution structure is formed from a top of the first chip outside a region for disposing the conductive members along a top of the expanded portion. Connection terminals are provided above the expanded portion, and electrically connected to ones of the electrodes of the first chip via the re-distribution structure.Type: GrantFiled: December 27, 2013Date of Patent: September 13, 2016Assignee: Panasonic CorporationInventors: Hiroki Yamashita, Takashi Yui, Takeshi Kawabata, Kiyomi Hagihara, Kenji Yokoyama
-
Patent number: 9437537Abstract: A semiconductor device including conductive lines configured to include first lines extending generally in parallel in a first direction and second lines extending generally in parallel in a second direction to intersect the first direction from the respective ends of the first lines and each second line having a width wider than the first line, and dummy patterns formed between the second lines.Type: GrantFiled: August 10, 2012Date of Patent: September 6, 2016Assignee: SK hynix Inc.Inventors: Hyun Sub Kim, Sung Bo Shim