Patents Examined by Mai Rijue
-
Patent number: 6658493Abstract: When reception data transmitted from a host computer is held in a transmission/reception buffer of a microcomputer, a reception flag is set to inhibit the holding of new data in the transmission/reception buffer. Also, when transmission data to be transmitted to the host computer is held in the transmission/reception buffer, a transmission flag is set to inhibit the holding of new data in the transmission/reception buffer. Though the reception flag is cleared in cases where the reception data is read out from the transmission/reception buffer to a central processing unit or the transmission flag is cleared in cases where the transmission data is read out from the transmission/reception buffer to the host computer, the central processing unit always clears the reception flag and the transmission flag before the central processing unit accesses to the transmission/reception buffer to read out the reception data or write next transmission data from/in the transmission/reception buffer.Type: GrantFiled: August 7, 2000Date of Patent: December 2, 2003Assignees: Mitsubishi Denki Kabushiki Kaisha, Mitsubishi Electric System LSI Design CorporationInventor: Shuzo Fujioka
-
Patent number: 6654899Abstract: A tracking bin split technique includes: receiving an externally generated board clock and selectively generating a reference clock in phase with the externally generated board clock at a frequency equal to that of the externally generated board clock multiplied by M, wherein M is an integer equal to or greater than one; receiving the reference clock output by the clock generator and generating an output clock with a phase locked loop in phase with the reference clock and having a frequency which is an integral multiple of that of the reference clock; and receiving the output clock generated by the phase locked loop and generating a feedback clock for the phase locked loop in phase with the output clock and at a frequency equal to that of the output clock divided by 2N, wherein 2N is an even integer equal to or greater than two.Type: GrantFiled: March 28, 2001Date of Patent: November 25, 2003Assignee: Intel CorporationInventors: Eyal Fayneh, Earnest Knoll
-
Patent number: 6611881Abstract: A method for providing recommendations to a user based on user activity. A plurality of activity data tracking a plurality of activities of a user is obtained. The activity data may be obtained over a wide area network such as the internet or downloaded from a data card which stores activity data whenever the user participates in an activity. The activity data is either stored on the data card or transmitted over the network whenever the user uses a card when participating in any activity such as when making a purchase of goods, paying for services, watching television, etc. The activity data is processed to identify a plurality of user patterns. The user patterns are used to form a user profile and may include user habit data. Recommendations specific to the user based on the user patterns are then created for and provided to the user. The recommendations are provided to a user when the user logs onto a computer network such as the internet.Type: GrantFiled: March 15, 2000Date of Patent: August 26, 2003Assignee: Personal Data Network CorporationInventors: Elliot A. Gottfurcht, Grant E. Gottfurcht, Shawn C. Dunn
-
Patent number: 6574684Abstract: A monitor comprising two-way (plug and play) interface. A two-way interface is added in the monitor to achieve the function of mutual communication between a host hardware and monitor. Using the two-way interface, the specification data parameters are transferred to the host hardware, so that the host hardware can easily obtain the specification data parameters. Furthermore, the host hardware can send the parameters to the monitor controller to adjust the image data that meet the specification of the monitor to achieve the function and objective of plug-in of the monitor.Type: GrantFiled: March 20, 2000Date of Patent: June 3, 2003Assignee: Winbond Electronics Corp.Inventor: Ping-Ying Chu
-
Patent number: 6434643Abstract: A peripheral device and peripheral device control method assure the immediacy of status information while opening the greatest possible bandwidth when communicating status information using a USB interface enabling simultaneous access to a plurality of peripheral devices. A first transfer function enables sending status information to a peripheral device such as a printer using the USB bulk transfer type, and a second transfer function enables sending status information using the USB interrupt transfer type. Status information sent in response to a host request where the host can control the timing of status information transfers is sent by bulk transfer using the first transfer function, thereby assuring bandwidth for bulk transfers. Autonomous status information communicated at a timing unknown to the host is communicated by the second transfer function using the short transfer period interrupt transfer type, thereby assuring the immediate communication of the status information.Type: GrantFiled: April 14, 1999Date of Patent: August 13, 2002Assignee: Seiko Epson CorporationInventor: Keigo Ejiri
-
Patent number: 6427176Abstract: In an electrical system having subsystems, and which stores configuration labeling information therein, subsystem configuration is detected and the stored configuration labeling information is updated based thereon. Service personnel can then access the stored updated configuration labeling information to use in affixing labels at appropriate locations in the electrical system.Type: GrantFiled: March 4, 1999Date of Patent: July 30, 2002Assignee: International Business Machines CorporationInventors: Neil Clair Berglund, Michael Alfred Goolsbey, Thomas James Osten
-
Patent number: 6327512Abstract: Transferring apparatus includes a main body defining a take-up position at which a rectangular glass substrate is located and a transfer position spaced apart from the take-up position. A transferring mechanism is arranged between the take-up and transfer positions and provided with a hand for supporting the substrate and transferring the substrate from the take-up position to the transfer position. Two optical sensors are provided on the hand and detect one side of the substrate located at the take-up position. A control section of the apparatus generates positional data in accordance with the detection signals from the sensors. The positional data includes an angle of the one side of the substrate to the hand and a distance between the one side and the hand. The control section controls the operation of the transferring mechanism based on the positional data so as to transfer the substrate from the take-up position and the transfer position and to position it to the transfer position.Type: GrantFiled: March 4, 1998Date of Patent: December 4, 2001Assignee: Kabushiki Kaisha ToshibaInventors: Noriyuki Hirata, Syoji Komatsu
-
Patent number: 6275944Abstract: A single sign-on (SSO) mechanism to enable a given user to access a target application on a target resource in a distributed computer enterprise. One or more configuration directives each identifying a given logon process and any associated methods required to access the target application on the target resource are stored in a locally accessible database (CIM). For each of a set of users, a globally-accessible database (PKM) stores user-specific and application-specific information enabling the user to access and logon to one or more target resources. During a particular session, a logon coordinator (LC) mechanism coordinates given user information with the configuration directive to enable the given user to perform a given action with respect to the target application without specifying the given logon process and the application-specific information.Type: GrantFiled: April 30, 1998Date of Patent: August 14, 2001Assignee: International Business Machines CorporationInventors: I-Lung Kao, Ivan Matthew Milman
-
Patent number: 6243614Abstract: A computer based method optimizes the performance of a product with a plurality of characteristics such as measurements and associated tolerances, using a performance rating based on a performance factor and a contribution parameter set. A characteristic tree has nodes corresponding to characteristics. A design limit and a process capability are determined for each node. Each node has a contribution parameter set with each parameter representing the contribution of a contributor to variations in the characteristic corresponding to that node. An output is generated based on the performance rating and the characteristic tree, with the performance rating for each node based on the performance factor and the contribution parameter set for that node, to illustrate the connectivity among different performance areas for the product.Type: GrantFiled: July 21, 1998Date of Patent: June 5, 2001Assignee: The Boeing CompanyInventor: David S. Anderson
-
Patent number: 6163844Abstract: In order to avoid undesired access to a data packet in a distributed computer system (10, 13), a class that indicates the degree of freedom of access is allocated to the data packet within the framework of an access control list (ACL). The data packet (10, 13) is additionally allocated to specific privileges that a data processing device (30) must satisfy in order to obtain access to the data packet (10, 13). These privileges can be deposited at the data processing device (31, 41) that has the data packet (10, 13) available to it. A request of a data packet (10, 13) can ensue in a protected fashion within the framework of a security procedure.Type: GrantFiled: March 6, 1998Date of Patent: December 19, 2000Assignee: Software and Systems Engineering LimitedInventors: Alex Duncan, Stephan Farrell, Cedric Scott
-
Patent number: 6138253Abstract: A mechanism is provided for reporting errors in a computer system. The mechanism detecting an error in the computer system. The mechanism identifies a first error message associated with the error and a second error message associated with the error. The first error message and the second error message are then reported by the mechanism. The error messages provide different details regarding the error such that the first error message provides a general description of the error and the second error message provides a detailed description of the error. The mechanism is capable of displaying the first error message and the second error message on the computer system. The first error message can be associated with a first software module and the second error message can be associated with a second software module. An error message stack is used to store the first error message and the second error message.Type: GrantFiled: May 29, 1997Date of Patent: October 24, 2000Assignee: Oracle CorporationInventor: George Buzsaki
-
Patent number: 6119226Abstract: The present invention provides a new memory device for storage of boot code for microprocessors which boot to either the top or bottom of a memory map on power-up. The device includes a memory array, a first block, and decoders. The first block is defined as rows of the memory array designated for storage of data. The decoders decode a memory access requested for the data. The memory access request may be in either one of a top-down or bottom-up address protocol. In another embodiment, an integrated circuit memory includes: a memory array, a decoder, a control, and a logic gate. The decoders decode a memory access request to select a row of memory array. The control has an output for outputting either a bottom-up or a top-down address protocol signal. The logic gate outputs a logical "Exclusive Or" of the control signal and a corresponding bit of the memory access request, whereby a memory request in a bottom-up address protocol is converted to a memory address in a top-down address protocol.Type: GrantFiled: May 12, 1998Date of Patent: September 12, 2000Assignee: Macronix International Co., Ltd.Inventors: Tzeng-Huei Shiau, Han-Sung Chen, Tso-Ming Chang, Ray Lin Wan, Fuchia Shone
-
Patent number: 6119243Abstract: An architecture for the isochronous transfer of information within a computer system in which a first isochronous stream of information is transferred, and asynchronous information is transferred independently from the transfer of the first stream. A translation is performed between the first stream and a second isochronous stream of information, and the second stream transfers information at a rate substantially the same as the rate at which the first stream transfers information. The second stream and the asynchronous information are concurrently transferred. In another embodiment of the present invention, a first isochronous stream of information is transferred, and the first stream is divided into a plurality of first service periods. Each first service period has a first duration and contains a first amount of information. A second isochronous stream of information is transferred independently from the transfer of the first stream.Type: GrantFiled: July 6, 1998Date of Patent: September 12, 2000Assignee: Intel Corp.Inventors: John I. Garney, Brent S. Baxter