Patents Examined by Menatoallah Youssef
-
Patent number: 11984733Abstract: In a dynamic wireless power transfer system, a power transmission coil is provided in a road. A power transmission circuit supplies electric power to the power transmission coil. A power reception coil is provided in a vehicle. A power reception circuit is connected to the power reception coil. A relay circuit is provided in a tire of the vehicle. The relay circuit includes at least two relay coils that are connected in series. The relay circuit transfers electric power from the power transmission coil to the power reception coil by one relay coil of the two relay coils opposing the power transmission coil and the other relay coil opposing the power reception coil. A resonance frequency of the relay circuit is a frequency that is within a fixed range that is centered on an applied frequency of an alternating-current voltage that is applied to the power transmission coil.Type: GrantFiled: January 20, 2022Date of Patent: May 14, 2024Assignee: DENSO CORPORATIONInventors: Hayato Sumiya, Eisuke Takahashi, Nobuhisa Yamaguchi, Masaya Takahashi
-
Patent number: 11915857Abstract: A magnetic shielding sheet is provided. The magnetic shielding sheet according to an embodiment of the present invention comprises: a plate-shaped magnetic sheet made of a magnetic material containing a metal component; and a cover member for covering the entire surface of the magnetic sheet so as to prevent the surface of the magnetic sheet from being exposed to the outside.Type: GrantFiled: January 24, 2022Date of Patent: February 27, 2024Assignee: AMOSENSE CO., LTD.Inventor: Kil Jae Jang
-
Patent number: 11843370Abstract: A gate of the first p-type MOS transistor and the first and second control circuits are electrically coupled to a first node. The first control circuit lowers a voltage or the first node between a first time and a second time at which the first p-type MOS transistor is off. The second control circuit lowers the voltage of the first node between a third time and a fourth time at which the first p-type MOS transistor is on. The second time is later than the first time. The fourth time is later than the second and third times. The first p-type MOS transistor is turned on during a first period. A voltage decrease amount of the first node per unit time in the first control circuit is greater than that in the second control circuit.Type: GrantFiled: September 8, 2022Date of Patent: December 12, 2023Assignees: Kabushiki Kaisha Toshiba, Toshiba Electronic Devices & Storage CorporationInventor: Tsuneyuki Hayashi
-
Patent number: 11736036Abstract: An electric power converter includes a plurality of switch pairs respectively corresponding to a plurality of phases and each consisting of an upper-arm switch and a lower-arm switch. Each of the lower-arm switches of the switch pairs has a first terminal, a second terminal and a gate. The electric power converter further includes: a voltage generation circuit having its positive electrode side connected to the second terminal of only one of the lower-arm switches of the switch pairs; a negative-electrode-side electrical path connected to a negative electrode side of the voltage generation circuit; and at least one capacitor having a first end connected to the second terminal of one of the remainder of the lower-arm switches of the switch pairs, which is not connected with the voltage generation circuit, and a second end connected to the negative-electrode-side electrical path.Type: GrantFiled: October 18, 2021Date of Patent: August 22, 2023Assignee: DENSO CORPORATIONInventors: Akira Tokumasu, Yousuke Watanabe
-
Patent number: 11646738Abstract: The present invention provides a processor including a core circuit, a plurality of clock signal generation circuits, a multiplexer and a detection circuit is disclosed. The core circuit is supplied by a supply voltage. The plurality of clock signal generation circuits are configured to generate a plurality of clock signals with different frequencies, respectively, wherein a number of the plurality of clock signals is equal to or greater than three. The multiplexer is configured to receive the plurality of clock signals, and to select one of the plurality of clock signals to serve as an output clock signal according to a control signal, wherein the core circuit uses the output clock signal to serve as an operating clock. The detection circuit is configured to detect a level of the supply voltage received by the core circuit in a real-time manner, to generate the control signal.Type: GrantFiled: March 15, 2022Date of Patent: May 9, 2023Assignee: Realtek Semiconductor Corp.Inventors: Chao-Min Lai, Han-Chieh Hsieh, Tang-Hung Chang, Hung-Wei Wang, Chun-Yi Kuo
-
Off chip driver circuit, off chip driver system, and method for operating an off chip driver circuit
Patent number: 11626873Abstract: An off chip driver circuit includes a pull-up circuit and a pull-down circuit. The pull-up circuit includes several first transistors and a first resistance circuit coupled between the first transistors and a input/output pad. The first transistors generate a first voltage to the first resistance circuit. The first resistance circuit transmits, in response to a first control signal, the first voltage to the input/output pad and to have a variable resistance according to the first control signal. The pull-down circuit includes several second transistors and a second resistance circuit coupled between the second transistors and the input/output pad. The second transistors generate a second voltage to the second resistance circuit. The second resistance circuit transmits, in response to a second control signal, the second voltage to the input/output pad and to have a variable resistance according to the second control signal.Type: GrantFiled: May 24, 2021Date of Patent: April 11, 2023Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Chang-Ting Wu -
Patent number: 11496120Abstract: A flip-flop with glitch protection is disclosed. The flip-flop includes a differential amplifier circuit that generates amplifier output signals based on an input data and clock signals and precharges a true data node when a clock signal is inactive. A latch circuit is coupled to the differential amplifier and includes a latch node. Responsive to a current value of the input data signal having a first logic state, the latch node is set at a logic value equivalent to the precharged value during an active phase of the clock signal. Responsive to the current value of the input data signal having a second logic state complementary to the first, during the active phase of the clock signal, the latch circuit causes the latch node to be set to a logic value complementary to the precharged value, using the clock signal and the current value of the input data signal.Type: GrantFiled: January 15, 2021Date of Patent: November 8, 2022Assignee: Apple Inc.Inventors: Qi Ye, Ajay Bhatia, Vivekanandan Venugopal
-
Patent number: 11480988Abstract: A device for controlling a first voltage with a second voltage includes a first terminal of application of the second voltage and a second terminal for supplying the first voltage. A comparator has a first input terminal connected to the first terminal and has a second input terminal receiving information representative of the first voltage. At least one first current source of programmable intensity is connected to the second input terminal of the comparator.Type: GrantFiled: November 30, 2016Date of Patent: October 25, 2022Assignee: STMicroelectronics (Alps) SASInventor: Patrik Arno
-
Patent number: 11476748Abstract: A method for controlling a resonance type power converter including a first resonance circuit (L0, C0) and a shunt circuit (3), which converts and outputs the power of the DC power supply, shunting a current flowing into a first capacitor (CS) by controlling a second switching element (S2) during a predetermined period within turn-off period of a first switching element (S1), the first capacitor connected in parallel to the first switching element (S1), the second switching element (S2) included in the shunt circuit (3), and the first switching element (S1) operated in response to the resonance of the first resonance circuit (L0, C0).Type: GrantFiled: April 20, 2018Date of Patent: October 18, 2022Assignee: NISSAN MOTOR CO., LTD.Inventors: Toshihiro Kai, Kousuke Saito, Shigeharu Yamagami, Keisuke Inoue, Kraisorn Throngnumchai
-
Patent number: 11476776Abstract: A voltage-controlled delay buffer includes a plurality of inverters configured in a cascade topology to receive an input signal from a source circuit and output an output signal to an output circuit. The plurality of inverters includes a voltage-controlled inverter controlled by a control signal having a first voltage and a second voltage. The voltage-controlled inverter includes a PMOS transistor configured to assist a low-to-high transition of an outgoing signal, and an NMOS transistor configured to assist a high-to-low transition of the outgoing signal. Two varactors, one forward connected and the other backward connected are configured to adjust a delay of a transition of an incoming signal. Another two varactors, one forward connected and the other backward connected, configured to adjust a delay of a transition of the outgoing signal in accordance with the first voltage and the second voltage.Type: GrantFiled: April 28, 2021Date of Patent: October 18, 2022Assignee: REALTEK SEMICONDUCTOR CORP.Inventor: Chia-Liang (Leon) Lin
-
Patent number: 11476846Abstract: According to one embodiment, a drive control circuit includes a first transistor that supplies a current to a gate of an output transistor in response to a drive signal, a second transistor that supplies a current to a capacitor in response to the drive signal, a comparison circuit that compares a gate voltage of the output transistor and a voltage of the capacitor, a control signal generation circuit that generates a control signal in response to an output signal of the comparison circuit and the drive signal, and a third transistor that supplies a current to a gate of the output transistor in response to the control signal.Type: GrantFiled: February 18, 2021Date of Patent: October 18, 2022Assignees: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventors: Yuichi Sawahara, Hideaki Majima
-
Patent number: 11469757Abstract: Systems, methods, techniques and apparatuses of power switches are disclosed. One exemplary embodiment is a power switch comprising a first semiconductor device and a second semiconductor device coupled together in a first anti-series configuration between a first terminal and a second terminal; a third semiconductor device and a fourth semiconductor device coupled together in a second anti-series configuration between the first terminal and the second terminal; a controller configured to operate the power switch to simultaneously conduct a first portion of a load current from the first terminal to the second terminal by closing the first semiconductor device and the second semiconductor device, and to conduct a second portion of the load current from the first terminal to the second terminal by closing the third semiconductor device and the fourth semiconductor device.Type: GrantFiled: October 16, 2020Date of Patent: October 11, 2022Assignee: ABB SCHWEIZ AGInventors: Pietro Cairoli, Eddy Aeloiza, Xiaoqing Song
-
Patent number: 11469741Abstract: The driver circuit includes a pull-up network having a first pull-up transistor controlled by a data signal, a second pull-up transistor coupled between the first pull-up transistor and a first power supply voltage, and a third pull-up transistor coupled in parallel with the second pull-up transistor. The third pull-up transistor is configured to turn on for at least one clock cycle responsive to a change in the logic level of the data signal being detected.Type: GrantFiled: August 27, 2020Date of Patent: October 11, 2022Assignee: Synopsys, Inc.Inventors: Eliyahu Dan Zamir, Michael William Kawa Lynch, Davit Petrosyan
-
Patent number: 11463086Abstract: A circuit comprises an H-bridge circuit that includes a pair of current sources and a plurality of transistors. The H-bridge circuit includes a first output and a second output. One of the current sources is coupled to receive a supply voltage. A control circuit is configured to control, based on a sum of voltages on the first and second outputs, current of at least one of the current sources through at least some of the plurality of transistors.Type: GrantFiled: July 6, 2018Date of Patent: October 4, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Kannan Krishna
-
Patent number: 11444617Abstract: A set and reset pulse generator circuit receives an input signal to generate a set signal and a reset signal pair. The set and reset pulse generator circuit includes a set circuit and a reset circuit. A cross-coupling circuit connects a voltage signal of the reset circuit to an output circuit of the set circuit, and another cross-coupling circuit connects a voltage signal of the set circuit to an output circuit of the reset circuit. The output circuit of the set circuit generates the set signal from the input signal, the voltage signal of the reset circuit, and the voltage signal of the set circuit. The output circuit of the reset circuit generates the reset signal from an inverted input signal, the voltage signal of the reset circuit, and the voltage signal of the set circuit.Type: GrantFiled: October 9, 2017Date of Patent: September 13, 2022Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Kyoung Min Lee, Kaitlyn Sitch
-
Patent number: 11418176Abstract: A multi-frequency uniformization carrier wave slope random distribution pulse width modulation method, includes: (1) selecting a required random carrier wave sequence and a modulating wave, and after the two are compared, generating a switch device drive signal for pulse width modulation; (2) determining a multiple n of an equivalent carrier frequency f of the random carrier wave sequence, and selecting a main circuit topology; and (3) inputting the switch device drive signal generated in (1) into the main circuit topology of (2) to perform multi-frequency uniformization carrier wave slope random distribution pulse width modulation. The disclosure can improve a frequency domain distribution bandwidth of a harmonic wave without changing the mean and variance of a random carrier wave sequence, and realizes uniform distribution of carrier waves and multiple harmonic peaks near a doubled frequency of the carrier waves in a wider frequency domain.Type: GrantFiled: May 6, 2021Date of Patent: August 16, 2022Assignee: NAVAL UNIVERSITY OF ENGINEERINGInventors: Jie Xu, Ziling Nie, Junjie Zhu, Tinghao Wu, Weiwei Ye, Yi Han, Xingfa Sun, Wenkai Xu, Jingxin Yuan
-
Patent number: 11404869Abstract: A system for distributing DC bus voltage and control power to multiple motors includes a rectifier front end supplying a DC bus voltage and a DC control voltage. Both the DC bus voltage and the DC, control voltage are distributed via a common set of conductors. Diodes are operatively connected between the DC control voltage and the common set of conductors. The diodes allow forward conduction of the DC control voltage and distribution of control power to distributed devices when the DC bus voltage is not present. Once the DC bus voltage is present, the diodes block conduction of the DC control voltage. Each of the distributed devices are configured with an internal power supply that is operative to generate an internal control voltage from either the DC control voltage or the DC bus voltage.Type: GrantFiled: May 10, 2019Date of Patent: August 2, 2022Assignee: Rockwell Automation Technologies, Inc.Inventors: Zoran Vrankovic, Mark A. Gries, Craig R. Winterhalter, Arun K. Guru
-
Patent number: 11394383Abstract: A switch comprising: a channel path comprising first and second MOS transistors with common source and gate terminals and drain terminals defining first and second terminals of the channel path; and control circuitry comprising: a third MOS transistor comprising: a gate coupled to the common source terminal; a source coupled to the common gate terminal by a resistor; and a drain coupled to a first reference terminal; a first current source coupled between the first reference terminal and the common gate terminal for providing a first current; a second current source coupled between the source terminal of the third MOS transistor and a second reference terminal for providing a second current greater than the first current; and a first switching arrangement configured to selectively enable and disable the first current source; and a second switching arrangement configured to selectively couple the common source terminal to the second reference terminal.Type: GrantFiled: June 8, 2021Date of Patent: July 19, 2022Assignee: NXP USA, Inc.Inventors: Hongwei Liu, Olivier Tico, Stephan Ollitrault
-
Patent number: 11394379Abstract: Disclosed herein is a switch device including a switch element coupled between a power supply terminal and an output terminal, and an output abnormality detection circuit that. When an output current flowing during a turn-on period of the switch element is smaller than a threshold value, the output abnormality detection circuit detects an occurrence of an output abnormal condition, and increases a turn-on resistance of the switch element to determine which of a load-open condition and a short-to-power-supply-voltage condition is occurring at the output terminal on a basis of an output voltage at the output terminal.Type: GrantFiled: October 30, 2020Date of Patent: July 19, 2022Assignee: ROHM Co., LTD.Inventor: Toru Takuma
-
Patent number: 11378600Abstract: A circuit is disclosed. The circuit includes an input port, an output port, a squelch detector and a disconnect detector. The squelch detector and the disconnect detector are enabled or disabled by a signal such that only one of the squelch detector and the disconnect detector is active at a given time. When the squelch detector is active, a threshold generator generates a squelch threshold for the squelch detector based on a squelch configuration data indicative of a predefined squelch threshold. When the disconnect detector is active, the threshold generator generates a disconnect threshold for the disconnect detector based on a disconnect configuration data indicative of a predefined disconnect threshold.Type: GrantFiled: July 20, 2020Date of Patent: July 5, 2022Assignee: NXP B.V.Inventors: Siamak Delshadpour, Ranjeet Kumar Gupta, Xu Zhang