Patents Examined by Michael J. Tokar
-
Patent number: 5838169Abstract: A logic block comprised of several transistors is provided. The logic block has several inputs and an output for communicating the result of its logic operation. A precharge device having a clock input is connected to the output of the logic block. The precharge device periodically allows the output of the logic block to become valid. This is accomplished by holding the output of the logic block at a fixed voltage level when the clock input is at a first voltage level, and when the clock input changes to a second voltage level, the precharge device allows the result of the logic function performed by the logic block to appear at the output of the logic block. Also, a charge redistribution prevention device is connected to at least one of the transistors included in the logic block. The charge redistribution prevention device prevents charge redistribution by applying a voltage to at least one of the transistors in the logic block.Type: GrantFiled: September 17, 1996Date of Patent: November 17, 1998Assignee: International Business Machines CorporatoinInventor: Eric Bernard Schorn
-
Patent number: 5838170Abstract: A logic block comprised of several transistors is provided. The logic block has several inputs and an output for communicating the result of its logic operation. A precharge device having a clock input is connected to the output of the logic block. The precharge device periodically allows the output of the logic block to become valid. This is accomplished by holding the output of the logic block at a fixed voltage level when the clock input is at a first voltage level, and when the clock input changes to a second voltage level, the precharge device allows the result of the logic function performed by the logic block to appear at the output of the logic block. Also, a charge redistribution prevention device is connected to at least one of the transistors included in the logic block. The charge redistribution prevention device prevents charge redistribution by applying a voltage to at least one of the transistors in the logic block.Type: GrantFiled: September 17, 1996Date of Patent: November 17, 1998Assignee: International Business Machines CorporationInventor: Eric Bernard Schorn
-
Patent number: 5838165Abstract: A technique for configuring arrays of programmable logic cells, including those associated with FPGA devices, through a novel DRAM-based configuration control structure that enables not only "on-the-fly" alterable chip and similar device reconfigurations, but, where desired, self-modifying reconfigurations for differing functionalities of the devices, eliminating current serious reconfigurability limitations and related problems, while providing significantly enhanced system performance at low cost. A large amount of memory is available internal to the FPGA and is accessed with a small number of pins such that the reconfiguration time is, for example, four orders of magnitude faster than the traditional approaches and at notably low cost.Type: GrantFiled: August 21, 1996Date of Patent: November 17, 1998Inventor: Mukesh Chatter
-
Patent number: 5838168Abstract: An input buffer capable of operating at a first power supply voltage level or a second power supply voltage level with the operating voltage level selectable during manufacture. At least one shortable transistor is disposed between the power supply voltage input and a buffer circuit which is connected between an input and an output of the buffer circuit. When the first voltage is the intended operating voltage the at least one shortable transistor is shorted. The first operating voltage level meets the requirements of a CMOS device and the second operating voltage level meets the requirements of a TTL device. The shortable transistor can be either a p-channel or an n-channel transistor and the short can be done by a metal layer short, a polysilicon short, a depletion implant, or with vias during manufacture.Type: GrantFiled: September 5, 1996Date of Patent: November 17, 1998Assignee: American Microsystems, Inc.Inventor: Larry W. Petersen
-
Patent number: 5838167Abstract: An apparatus and method for decreasing the amount of time necessary to load configuration data into Field Programmable Gate Arrays (FPGAs) or other integrated circuit devices. In a preferred embodiment, serially arrayed FPGAs receive a concatenated stream of data from a common data bus. As a first FPGA reaches a loading-complete state, an enabling token is passed from the first FPGA to an enabling input on the next FPGA. The process repeats until all devices are completely loaded or fully configured.Type: GrantFiled: May 13, 1997Date of Patent: November 17, 1998Assignee: Xilinx, Inc.Inventors: Charles R. Erickson, Lawrence Cy-Wei Hung
-
Patent number: 5838166Abstract: To judge whether or not the number of high-level bits among N (N.ltoreq.2) bits of an input signal is greater than a predetermined number M (1.ltoreq.M<N), a judging circuit has a differential amplifier, N primary MISFETs, M secondary MISFETs, and primary and secondary resistors having the same resistance. Sources of the primary MISFETs are connected to the ground in common. Drains of the primary MISFETs are connected to one end of the primary resistor in common. The other end of the primary resistor is supplied with a power-supply voltage. Gates of the primary MISFETs are supplied with the N bits, respectively. The primary MISFETs have on-currents, respectively, which are equal to one another. An inverted input terminal of the amplifier is connected to the above-mentioned one end of the primary resistor. Sources of the secondary MISFETs are connected to the ground in common. Drains of the secondary MISFETs are connected to one end of the-secondary resistor in common.Type: GrantFiled: May 31, 1996Date of Patent: November 17, 1998Assignee: NEC CorporationInventor: Kazuyuki Nakamura
-
Patent number: 5831452Abstract: A novel precharge circuit is provided for dynamic CMOS logic circuits which are immune to leakage currents and reduce overall power consumption. The circuit comprises a precharge transistor for precharging a node to a high voltage level indicting a first logic state during a standby mode. Thereafter, during an active mode, the node may or may not be discharged by connected logic circuitry. If the node is discharged, then an additional transistor is provided to inhibit the precharging of the already charged node during a subsequent standby mode. Similarly, if the node is not discharged, a small keeper transistor is provided to keep the node at a fully precharged level.Type: GrantFiled: February 20, 1997Date of Patent: November 3, 1998Assignee: International Business Machines CorporationInventors: Edward Joseph Nowak, Minh Ho Tong, Lawrence G. Heller
-
Patent number: 5831266Abstract: The microbridge structure is for emitting or detecting radiations. According to one embodiment, it comprises a substrate layer provided with two first electrical contacts, and a microstructure provided with two second electrical contacts and having an underside, a top side opposite to the underside, through which radiations are emitted or received, at least one radiation active layer lying between the underside and the top side, the radiation active layer having two distal points connected respectively to the two second electrical contacts of the microstructure, and a radiation reflective layer lying between the underside and the radiation active layer. It also comprises a micro support for suspending the microstructure over and at a predetermined distance from the substrate layer with the underside of the microstructure facing the substrate layer.Type: GrantFiled: September 12, 1996Date of Patent: November 3, 1998Assignee: Institut National d'OptiqueInventors: Hubert Jerominek, Martin Renaud, Nicholas R. Swart
-
Patent number: 5828233Abstract: A mixed-mode, overvoltage tolerant input buffer for interfacing to a tristate bus line is disclosed, the input buffer having a bus hold feature for maintaining the state of the input buffer output and bus line when the bus line enters into the tristate mode, the input buffer being capable of suppressing leakage currents from the bus input through the bus hold circuit to the input buffer power supply during overvoltage conditions. The bus hold circuit has a feedback inverter coupled between the output and the bus input for providing a stabilizing feedback signal to the bus input, the inverter being powered by a source voltage which is selectively coupled to the input buffer power supply, the source voltage being isolated from the input buffer power supply during overvoltage conditions.Type: GrantFiled: September 12, 1996Date of Patent: October 27, 1998Assignee: Quality Semiconductor, Inc.Inventors: Hung T. Nguyen, Leo Lee
-
Patent number: 5828347Abstract: A universal communication system enables dedicated and independent communications capability to NSTS payload elements and ground based communications networks. The system may either utilize existing communications satellites as an intermediate network to provide continuous communications with payload elements, regardless of orientation or configuration of the NSTS Orbiter, or may communicate directly with ground stations via down link capability. In addition, the universal communications system can provide supplemental and independent communications capacity to the NSTS Orbiter's primary communication system.Type: GrantFiled: June 18, 1996Date of Patent: October 27, 1998Assignee: Spacehab Inc.Inventors: David A. Rossi, Clark Thompson, John M. Lounge
-
Patent number: 5828229Abstract: A programmable logic array integrated circuit has a number of programmable logic modules which are grouped together in a plurality of logic array blocks ("LABs"). The LABs are arranged on the circuit in a two dimensional array. A conductor network is provided for interconnecting any logic module with any other logic module. In addition, adjacent or nearby logic modules are connectable to one another for such special purposes as providing a carry chain between logic modules and/or for connecting two or more modules together to provide more complex logic functions without having to make use of the general interconnection network. Another network of so-called fast or universal conductors is provided for distributing widely used logic signals such as clock and clear signals throughout the circuit. Multiplexers can be used in various ways to reduce the number of programmable interconnections required between signal conductors.Type: GrantFiled: May 1, 1997Date of Patent: October 27, 1998Assignee: Altera CorporationInventors: Richard G. Cliff, L. Todd Cope, Cameron McClintock, William Leong, James Allen Watson, Joseph Huang, Bahram Ahanin, Chiakang Sung, Wanli Chang
-
Patent number: 5828232Abstract: The present invention discloses a circuit to reduce current and voltage spikes when switching inductive loads. The circuit of the present invention achieves this reduction in voltage and current spikes without requiring the prior art's large sizes for the transistors driving the inductive load. The invention results in reduced cost and power consumption. Moreover, the invention's circuit maintains a fast switching time for the transistors driving the inductive load. The invention's circuit comprises a current steering mechanism which directs current to one of the two drivers driving an inductive load. According to the invention, current is directed to the driver coupled to the supply voltage, the driver coupled to ground, or both in different amounts. The current is directed to the drivers such that the effect of flyback voltage caused by switching the inductive load is reduced.Type: GrantFiled: November 10, 1997Date of Patent: October 27, 1998Assignee: Texas Instruments IncorporatedInventor: Bert White
-
Patent number: 5828230Abstract: A two-turn programmable routing structure is provided for a programmable logic device that provides a high degree of routing flexibility, with lane-changing capability, while requiring a relatively small diffusion surface area. One routing structure according to the invention provides lane-changing capability for every interconnect line in the structure and a fast path for each interconnect line running straight through the structure. The routing structure preferably comprises a unitary elongated diffusion area separated by voltage-controlled transistor gates into serially arrayed adjacent diffusion regions. The sequential diffusion regions are connected to interconnect lines having assigned directions, and can be grouped into sets of N directions, where N is a multiple of eight. The directions associated with the set of diffusion regions follow specified rules that impart the diffusion-sharing, lane-changing, and fast-path capabilities of the routing structure of the invention.Type: GrantFiled: January 9, 1997Date of Patent: October 27, 1998Assignee: Xilinx, Inc.Inventor: Steven P. Young
-
Patent number: 5825206Abstract: An input/output buffer for computer circuitry including a P type transistor device responsive to data signals for selectively furnishing voltage from a first source of potential at a buffer input/output terminal, a first predriver circuit for furnishing data signals from a source to the P type transistor device, the first predriver circuit including circuitry for slowing the application of data signals to the P type transistor device when the buffer input/output terminal is at a high level, a N type transistor device responsive to data signals for selectively furnishing voltage from a second source of potential at the buffer output terminal, a second predriver circuit for furnishing data signals from the source to the N type transistor device, and circuitry for slowing the receipt of data signals at the first predriver circuit.Type: GrantFiled: August 14, 1996Date of Patent: October 20, 1998Assignee: Intel CorporationInventors: Naveen Krishnamurthy, Thomas Shewchuk
-
Patent number: 5825197Abstract: A programmable logic array integrated circuit has several regular columns of programmable logic circuitry and a spare column which includes a subset of the programmable logic circuitry that is included in a regular column. In the event of a defect in the circuitry in a regular column that is duplicated in the spare column, the regular column logic functions that are thus duplicated are shifted from column to column so that the spare column circuitry is put to use and the defective regular column circuitry is not used. Regular column functions that are not duplicated in the spare column are not shifted. Data for programming the columns is selectively routed to the columns with or without column shifting, depending on whether that data is for functions that are or are not duplicated in the spare column.Type: GrantFiled: November 1, 1996Date of Patent: October 20, 1998Assignee: Altera CorporationInventors: Christopher F. Lane, Srinivas T. Reddy, Bonnie I-Keh Wang
-
Patent number: 5825204Abstract: In a dynamic random access memory unit, a parity check logic circuit includes a parity signal generating circuit which generates a parity signal for each signal group transmitted on the input/output data bus. For a sequence of data groups on the data bus, a parity signal for each data group is generated, the parity signal combined with a parity signal generated for the previous data group or data groups. For a read operations, a parity signal is generated for each of sequence of retrieved data groups and combined with the parity signal(s) of the previous data groups of the sequence. The resulting parity signal is compared with the parity signal associated with the data group sequence and stored in the memory unit to generate a flag signal when the parity signals are not identical. For a write operation, the resulting parity signal for all the data groups is stored in memory unit at a location associated with the sequence of data groups.Type: GrantFiled: March 21, 1996Date of Patent: October 20, 1998Inventor: Masashi Hashimoto
-
Patent number: 5825202Abstract: A heterogeneous integrated circuit device comprising a field programmable gate array (FPGA) programmably connected to a mask-defined application specific logic area (ASLA) on an integrated circuit thus providing a flexible low cost alternative to a homogeneous device of one type or the other. By integrating both on a single monolithic IC, the user benefits from both low cost and flexibility. Routing of signals between gate arrays and between the gate arrays and input/output (I/O) circuits is also implemented as a combination of mask-defined and programmably-configured interconnections.Type: GrantFiled: September 26, 1996Date of Patent: October 20, 1998Assignee: Xilinx, Inc.Inventors: Danesh Tavana, Wilson K. Yee, Stephen M. Trimberger
-
Patent number: 5821772Abstract: For an FPGA having a configuration memory arranged in rows and columns, a programmable address decoder with a counter selects the order in which columns of memory cells will be programmed and selects which columns of memory cells are programmed. The decoder structure addresses a particular column only when an address provided by the counter matches an address in the memory cells of the decoder for that column. Bitstreams intended for older devices can be successfully loaded into newer devices. Bitstreams developed for future devices with additional features can be loaded into devices with fewer features, and the additional features are not used. The counter can be set to count not in sequential order so that if extra columns are provided, a defective column of the FPGA controlled by a corresponding column of configuration memory cells can be bypassed.Type: GrantFiled: August 7, 1996Date of Patent: October 13, 1998Assignee: Xilinx, Inc.Inventors: Randy T. Ong, Edel M. Young
-
Look-up table based logic element with complete permutability of the inputs to the secondary signals
Patent number: 5821773Abstract: A logic element for a programmable logic device. The logic element includes a look-up table (400) for implementing logical functions, a programmable delay block (415), a storage block (430) configurable as a latch or a flip-flop, and a diagnostic shadow latch (435). A plurality of inputs (410) to the logic element and complements of these inputs are available to control the secondary functions of the storage block (430).Type: GrantFiled: September 6, 1995Date of Patent: October 13, 1998Assignees: Altera Corporation, Quickturn Design Systems, Inc.Inventors: Kevin A. Norman, Rakesh H. Patel, Stephen P. Sample, Michael R. Butts -
Patent number: 5821176Abstract: A cold finger for an energy dispersive x-ray analyzer is surrounded by an insulating material which includes two layers of aluminum coated polyester and a layer of plastic netting sandwiched between the two layers of aluminum coated polyester. The material is flexible and hugs the cold finger and reduces thermal loss.Type: GrantFiled: August 31, 1995Date of Patent: October 13, 1998Assignee: Philips Electronics North America CorporationInventor: Lun-Shu Ray Yeh