Patents Examined by Nathan W. Ha
-
Patent number: 11594505Abstract: Provided in a semiconductor package substrate including a semiconductor chip including a connection pad, an encapsulant encapsulating at least a portion of the semiconductor chip, a connection member disposed on the semiconductor chip and the encapsulant, the connection member including a redistribution layer that is electrically connected to the connection pad, a first passivation layer disposed on the connection member, and an adhesive layer disposed on at least one of a top surface of the encapsulant and a bottom surface of the first passivation layer in a region outside of the semiconductor chip.Type: GrantFiled: August 10, 2021Date of Patent: February 28, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Tae Ho Ko, Dae Hee Lee, Hyun Chul Jung, Myeong Ho Hong
-
Patent number: 11594522Abstract: Semiconductor devices with duplicated die bond pads and associated device packages and methods of manufacture are disclosed herein. In one embodiment, a semiconductor device package includes a plurality of package contacts and a semiconductor die having a plurality of first die bond pads, a plurality of second die bond pads, and a plurality of duplicate die bond pads having the same pin assignments as the first die bond pads. The semiconductor die further includes an integrated circuit operably coupled to the package contacts via the plurality of first die bond pads and either the second die bond pads or the duplicate die bond pads, but not both. The integrated circuit is configured to be programmed into one of (1) a first pad state in which the first and second die bond pads are enabled for use with the package contacts and (2) a second pad state in which the first and duplicate die bond pads are enabled for use with the package contacts.Type: GrantFiled: July 26, 2021Date of Patent: February 28, 2023Assignee: Micron Technology, Inc.Inventors: Nathan J. Sirocka, Trismardawi Tanadi, Andrew D. Proescholdt
-
Patent number: 11594506Abstract: A semiconductor package is provided. The semiconductor package includes a first conductive layer, a plurality of first conductive pads, a plurality of second conductive pads, and a first dielectric layer. The first conductive pads are electrically connected to the first conductive layer. The second conductive pads are electrically disconnected from the first conductive layer.Type: GrantFiled: September 23, 2020Date of Patent: February 28, 2023Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Pei-Jen Lo, Shun-Tsat Tu, Cheng-En Weng
-
Patent number: 11594523Abstract: A semiconductor memory device includes a first and second substrates; and a first and second element layers respectively provided on an upper surface of the first and the second substrates. The first and second substrates respectively include a first and second vias. The first and second element layers respectively includes a first and second pads respectively electrically coupled to the first and second vias, and respectively provided on an upper surface of the first and second element layers. The upper surface of the second element layer is arranged so as to be opposed to the upper surface of the first element layer. The first and second pads are electrically coupled and symmetrically arranged with respect to a surface where the first and second element layers are opposed to each other.Type: GrantFiled: September 16, 2021Date of Patent: February 28, 2023Assignee: Kioxia CorporationInventor: Masaru Koyanagi
-
Patent number: 11587893Abstract: A distribution layer structure and a manufacturing method thereof, and a bond pad structure are provided. The distribution layer structure includes a dielectric layer and a wire layer embedded in the dielectric layer. The wire layer includes a frame and a connection line, the frame has at least two openings and is divided into a plurality of segments by the at least two openings. The connection line is located in the frame and has a plurality of connecting ends connected to the frame. The connection line divides an interior of the frame into a plurality of areas, with each segment connected to one of the connecting ends, and each area connected to one of the openings. This structure provides improved binding force between the wire layer and the dielectric layer without increasing a resistance of a wire connecting with a top bond pad.Type: GrantFiled: December 2, 2020Date of Patent: February 21, 2023Assignee: Changxin Memory Technologies, Inc.Inventors: Ping-Heng Wu, Chieh-Ting Hsu
-
Patent number: 11579267Abstract: An apparatus including a semiconductor substrate; an absorption layer coupled to the semiconductor substrate, the absorption layer including a photodiode region configured to absorb photons and to generate photo-carriers from the absorbed photons; one or more first switches controlled by a first control signal, the one or more first switches configured to collect at least a portion of the photo-carriers based on the first control signal; and one or more second switches controlled by a second control signal, the one or more second switches configured to collect at least a portion of the photo-carriers based on the second control signal, where the second control signal is different from the first control signal.Type: GrantFiled: June 10, 2021Date of Patent: February 14, 2023Assignee: Artilux, Inc.Inventors: Yun-Chung Na, Che-Fu Liang
-
Patent number: 11581201Abstract: A heat treatment apparatus includes: a processing container configured to accommodate and process a plurality of substrates in multiple tiers under a reduced-pressure environment; a first heater configured to heat the plurality of substrates accommodated in the processing container; a plurality of gas supply pipes configured to supply a gas to positions having different heights in the processing container; and a second heater provided on a gas supply pipe that supplies a gas to a lowermost position among the plurality of gas supply pipes, and configured to heat the gas in the gas supply pipe.Type: GrantFiled: March 17, 2020Date of Patent: February 14, 2023Assignee: TOKYO ELECTRON LIMITEDInventors: Kazuteru Obara, Tatsuya Yamaguchi, Yasuaki Kikuchi, Ryuji Kusajima, Shinya Nasukawa, Kazuyuki Kikuchi
-
Patent number: 11581315Abstract: Self-aligned gate edge trigate and finFET devices and methods of fabricating self-aligned gate edge trigate and finFET devices are described. In an example, a semiconductor structure includes a plurality of semiconductor fins disposed above a substrate and protruding through an uppermost surface of a trench isolation region. A gate structure is disposed over the plurality of semiconductor fins. The gate structure defines a channel region in each of the plurality of semiconductor fins. Source and drain regions are on opposing ends of the channel regions of each of the plurality of semiconductor fins, at opposing sides of the gate structure. The semiconductor structure also includes a plurality of gate edge isolation structures. Individual ones of the plurality of gate edge isolation structures alternate with individual ones of the plurality of semiconductor fins.Type: GrantFiled: April 27, 2021Date of Patent: February 14, 2023Assignee: Intel CorporationInventors: Szuya S. Liao, Biswajeet Guha, Tahir Ghani, Christopher N. Kenyon, Leonard P. Guler
-
Patent number: 11569286Abstract: A solid-state imaging device includes a semiconductor layer on which a plurality of pixels are arranged along a light-receiving surface being a main surface of the semiconductor layer, photoelectric conversion units provided for the respective pixels in the semiconductor layer, and a trench element isolation area formed by providing an insulating layer in a trench pattern formed on a light-receiving surface side of the semiconductor layer, the trench element isolation area being provided at a position displaced from a pixel boundary between the pixels.Type: GrantFiled: March 29, 2021Date of Patent: January 31, 2023Assignee: SONY CORPORATIONInventor: Hiromi Okazaki
-
Patent number: 11569235Abstract: A semiconductor device is provided in the disclosure, including a substrate, multiple parallel fins protruding from the substrate and isolated by trenches, and a device insulating layer on the trenches between two fins, wherein the trench is provided with a central first trench and two second trenches at both sides of the first trench, and a depth of the first trench is deeper than a depth of the second trench, and the device insulating layer is provided with a top plane, a first trench and a second trench, and the fins protrude from the top plane, and the bottom surface of the second trench is lower than the bottom surface of the first trench.Type: GrantFiled: October 21, 2020Date of Patent: January 31, 2023Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chih-Yi Wang, Tien-Shan Hsu, Cheng-Pu Chiu, Yao-Jhan Wang
-
Patent number: 11569147Abstract: A method of forming a semiconductor package is provided. The method includes forming a metallization stack over a semiconductor die. Polymer particles are mounted over the metallization stack. Each of the polymer particles is coated with a first bonding layer. A heat spreader lid is bonded with the semiconductor die by reflowing the first bonding layer. A composite thermal interface material (TIM) structure is formed between the heat spreader lid and the semiconductor die during the bonding. The composite TIM structure includes the first bonding layer and the polymer particles embedded in the first bonding layer.Type: GrantFiled: August 25, 2021Date of Patent: January 31, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tung-Liang Shao, Jen-Yu Wang, Chung-Jung Wu, Chih-Hang Tung, Chen-Hua Yu
-
Patent number: 11569281Abstract: The present technique relates to a solid-state imaging device and an imaging apparatus that enable provision of a solid-state imaging device having superior color separation and high sensitivity. The solid-state imaging device includes a semiconductor layer in which a surface side becomes a circuit formation surface, photoelectric conversion units PD1 and PD2 of two layers or more that are stacked and formed in the semiconductor layer, and a longitudinal transistor Trl in which a gate electrode is formed to be embedded in the semiconductor layer from a surface of the semiconductor layer. The photoelectric conversion unit PD1 of one layer in the photoelectric conversion units of the two layers or more is formed over a portion of the gate electrode of the longitudinal transistor Trl embedded in the semiconductor substrate and is connected to a channel formed by the longitudinal transistor Trl.Type: GrantFiled: August 12, 2021Date of Patent: January 31, 2023Assignee: SONY GROUP CORPORATIONInventor: Tetsuji Yamaguchi
-
Patent number: 11559827Abstract: An ultrasonic transducer includes a membrane, a bottom electrode, and a plurality of cavities disposed between the membrane and the bottom electrode, each of the plurality of cavities corresponding to an individual transducer cell. Portions of the bottom electrode corresponding to each individual transducer cell are electrically isolated from one another. Each portion of the bottom electrode corresponds to each individual transducer that cell further includes a first bottom electrode portion and a second bottom electrode portion, the first and second bottom electrode portions electrically isolated from one another.Type: GrantFiled: March 4, 2021Date of Patent: January 24, 2023Assignee: BFLY Operations, Inc.Inventors: Susan A. Alie, Keith G. Fife, Joseph Lutsky, David Grosjean
-
Patent number: 11557623Abstract: An image pickup element includes: a semiconductor substrate including a photoelectric conversion section for each pixel; a pixel separation groove provided in the semiconductor substrate; and a fixed charge film provided on a light-receiving surface side of the semiconductor substrate, wherein the fixed charge film includes a first insulating film and a second insulating film, the first insulating film being provided contiguously from the light-receiving surface to a wall surface and a bottom surface of the pixel separation groove, and the second insulating film being provided on a part of the first insulating film, the part corresponding to at least the light-receiving surface.Type: GrantFiled: January 11, 2021Date of Patent: January 17, 2023Assignee: SONY CORPORATIONInventors: Shuji Manda, Susumu Hiyama, Yasuyuki Shiga
-
Patent number: 11557524Abstract: In one example, a semiconductor device can comprise (a) an electronic device comprising a device top side, a device bottom side opposite the device top side, and a device sidewall between the device top side and the device bottom side, (b) a first conductor comprising, a first conductor side section on the device sidewall, a first conductor top section on the device top side and coupled to the first conductor side section, and a first conductor bottom section coupled to the first conductor side section, and (c) a protective material covering the first conductor and the electronic device. A lower surface of the first conductor top section can be higher than the device top side, and an upper surface of the first conductor bottom section can be lower than the device top side. Other examples and related methods are also disclosed herein.Type: GrantFiled: May 24, 2021Date of Patent: January 17, 2023Assignee: AMKOR TECHNOLOGY SINGAPORE HOLDING PTE. LTD.Inventors: Kyeong Tae Kim, Yi Seul Han, Jae Beom Shim, Tae Yong Lee
-
Patent number: 11551954Abstract: An advanced process control system including a first process tool, a second process tool, and a measurement tool is provided. The first processing tool is configured to process each of a plurality of wafers by one of a plurality of first masks, and provide a first process timing data. The second processing tool is configured to process the wafer processing by the first process tool by one of a plurality of second masks to provide a plurality of works. The second process tool provides a measurement trigger signal according to the first process timing data. The measuring tool is configured to determine whether to perform a measuring operation on each works in response to the measurement trigger signal, and correspondingly provide a measurement result.Type: GrantFiled: November 21, 2019Date of Patent: January 10, 2023Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Ping-Nan Tsai
-
Patent number: 11542153Abstract: A system includes a semiconductor substrate having a first cavity. The semiconductor substrate forms a pedestal adjacent the first cavity. A device overlays the pedestal and is bonded to the semiconductor substrate by metal within the first cavity. A plurality of second cavities are formed in a surface of the pedestal beneath the device, wherein the second cavities are smaller than the first cavity. In some of these teachings, the second cavities are voids. In some of these teachings, the metal in the first cavity comprises a eutectic mixture. The structure relates to a method of manufacturing in which a layer providing a mask to etch the first cavity is segmented to enable easy removal of the mask-providing layer from the area over the pedestal.Type: GrantFiled: July 9, 2021Date of Patent: January 3, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Lee-Chuan Tseng, Yuan-Chih Hsieh
-
Patent number: 11538901Abstract: Techniques are disclosed for forming an integrated circuit including a capacitor having a multilayer dielectric stack. For example, the capacitor may be a metal-insulator-metal capacitor (MIMcap), where the stack of dielectric layers is used for the insulator or ‘I’ portion of the MIM structure. In some cases, the composite or multilayer stack for the insulator portion of the MIM structure may include a first oxide layer, a dielectric layer, a second oxide layer, and a high-k dielectric layer, as will be apparent in light of this disclosure. Further, the multilayer dielectric stack may include an additional high-k dielectric layer, for example. Use of such multilayer dielectric stacks can enable increases in capacitance density and/or breakdown voltage for a MIMcap device. Further, use of a multilayer dielectric stack can enable tuning of the breakdown and capacitance characteristics as desired. Other embodiments may be described and/or disclosed.Type: GrantFiled: December 9, 2020Date of Patent: December 27, 2022Assignee: Intel CorporationInventors: Han Wui Then, Sansaptak Dasgupta, Marko Radosavljevic
-
Patent number: 11532588Abstract: A copper paste for pressureless bonding is a copper paste for pressureless bonding, containing: metal particles; and a dispersion medium, in which the metal particles include sub-micro copper particles having a volume average particle diameter of greater than or equal to 0.01 ?m and less than or equal to 0.8 ?m, and micro copper particles having a volume average particle diameter of greater than or equal to 2.0 ?m and less than or equal to 50 ?m, and the dispersion medium contains a solvent having a boiling point of higher than or equal to 300° C., and a content of the solvent having a boiling point of higher than or equal to 300° C. is greater than or equal to 2 mass % on the basis of a total mass of the copper paste for pressureless bonding.Type: GrantFiled: January 21, 2021Date of Patent: December 20, 2022Assignee: SHOWA DENKO MATERIALS CO., LTD.Inventors: Hideo Nakako, Kazuhiko Kurafuchi, Yoshinori Ejiri, Dai Ishikawa, Chie Sugama, Yuki Kawana
-
Patent number: 11533024Abstract: RF transistor amplifiers include an RF transistor amplifier die having a Group III nitride-based semiconductor layer structure and a plurality of gate terminals, a plurality of drain terminals, and at least one source terminal that are each on an upper surface of the semiconductor layer structure, an interconnect structure on an upper surface of the RF transistor amplifier die, and a coupling element between the RF transistor amplifier die and the interconnect structure that electrically connects the gate terminals, the drain terminals and the source terminal to the interconnect structure.Type: GrantFiled: June 25, 2020Date of Patent: December 20, 2022Assignee: Wolfspeed, Inc.Inventors: Kwangmo Chris Lim, Basim Noori, Qianli Mu, Marvin Marbell, Scott Sheppard, Alexander Komposch