Patents Examined by Neil R Prasad
-
Patent number: 11817423Abstract: Embodiments include a package substrate and semiconductor packages. A package substrate includes a first cavity in a top surface, first conductive pads on a first surface of the first cavity, a second cavity in a bottom surface, second conductive pads on a second surface of the second cavity, where the first surface is above the second surface, and a third cavity in the first and second cavities, where the third cavity vertically extends from the top surface to the bottom surface. The third cavity overlaps a first portion of the first cavity and a second portion of the second cavity. The package substrate may include conductive lines coupled to the first and second conductive pads, a first die in the first cavity, a second die in the second cavity, and interconnects in the third cavity that directly couple first die to the second die.Type: GrantFiled: July 29, 2019Date of Patent: November 14, 2023Assignee: Intel CorporationInventor: Pooya Tadayon
-
Patent number: 11804430Abstract: An electronic component includes a first insulating layer, a resistance layer including a metal thin film that is formed on the first insulating layer, the resistance layer having a first end portion, a second end portion and a central portion between the first end portion and the second end portion, a first electrode having a first contact portion and a second contact portion spaced away from the first contact portion both of which are in contact with the resistance layer at a portion of the first end portion side with respect to the central portion of the resistance layer, a notched portion formed in the first end portion of the resistance layer and between the first contact portion and the second contact portion, and a second electrode having a contact portion in contact with the resistance layer at a portion of the second end portion side with respect to the central portion of the resistance layer.Type: GrantFiled: June 7, 2022Date of Patent: October 31, 2023Assignee: ROHM CO., LTD.Inventor: Bungo Tanaka
-
Patent number: 11805636Abstract: A memory device is disclosed. The memory device includes a first program line and a second program line. A first portion of the first program line is formed in a first conductive layer, and a second portion of the first program line is formed in a second conductive layer above the first conductive layer. A first portion of the second program line is formed in the first conductive layer, and a second portion of the second program line is formed in a third conductive layer above the second conductive layer. A width of at least one of the second portion of the first program line or the second portion of the second program line is different from a width of at least one of the first portion of the first program line or the first portion of the second program line. A method is also disclosed herein.Type: GrantFiled: September 28, 2020Date of Patent: October 31, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Yi-Hsin Nien, Chih-Yu Lin, Wei-Chang Zhao, Hidehiro Fujiwara
-
Patent number: 11799004Abstract: A semiconductor device includes an active pattern on a substrate, the active pattern extending in a first direction, a gate electrode on the active pattern, the gate electrode extending in a second direction intersecting the first direction and including a first portion and a second portion arranged along the second direction, a first contact plug on the gate electrode, the first contact plug being connected to a top surface of the second portion of the gate electrode, a source/drain region in the active pattern on a sidewall of the gate electrode, and a source/drain contact on the source/drain region, a height of a top surface of the source/drain contact being higher than a top surface of the first portion of the gate electrode and lower than the top surface of the second portion of the gate electrode.Type: GrantFiled: March 15, 2022Date of Patent: October 24, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Heon Bok Lee, Dae Yong Kim, Wan Don Kim, Jeong Hyuk Yim, Won Keun Chung, Hyo Seok Choi, Sang Jin Hyun
-
Patent number: 11791276Abstract: A device comprising a first substrate comprising a first plurality of pillar interconnects; a second substrate comprising a second plurality of pillar interconnects, wherein the second plurality of pillar interconnects is coupled to the first plurality of pillar interconnects through a plurality of solder interconnects; a passive component located between the first substrate and the second substrate; and an integrated device coupled to the first substrate.Type: GrantFiled: April 8, 2021Date of Patent: October 17, 2023Assignee: QUALCOMM INCORPORATEDInventors: Aniket Patil, Hong Bok We, Joan Rey Villarba Buot
-
Patent number: 11793003Abstract: The present disclosure describes a semiconductor structure and a method for forming the same. The semiconductor structure can include a substrate, a gate structure over the substrate, a source/drain (S/D) contact structure adjacent to the gate structure, a layer of dielectric material over the S/D contact structure, a conductor layer over and in contact with the layer of dielectric material and above the S/D contact structure, and an interconnect structure over and in contact with the conductor layer.Type: GrantFiled: July 10, 2020Date of Patent: October 17, 2023Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Huang-Kui Chen, Guan-Jie Shen
-
Patent number: 11784122Abstract: An integrated circuit device includes a conductive line including a metal layer and an insulation capping structure covering the conductive line. The first insulation capping structure includes a first insulation capping pattern that is adjacent to the metal layer in the insulation capping structure and has a first density, and a second insulation capping pattern spaced apart from the metal layer with the first insulation capping pattern therebetween and having a second density that is greater than the first density. In order to manufacture the integrated circuit device, the conductive line having a metal layer is formed on a substrate, a first insulation capping layer having the first density is formed directly on the metal layer, and a second insulation capping layer having the second density that is greater than the first density is formed on the first insulation capping layer.Type: GrantFiled: May 9, 2022Date of Patent: October 10, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Choonghyun Lee, Joonyong Choe, Youngju Lee
-
Patent number: 11784171Abstract: A semiconductor device includes a first package, and a second package stacked on the first package. Each of the first and second packages includes a first redistribution substrate having a first redistribution pattern, a first semiconductor chip on the first redistribution substrate and connected to the first redistribution pattern, a first molding layer covering the first semiconductor chip on the first redistribution substrate, a first through-electrode penetrating the first molding layer so as to be connected to the first redistribution pattern, and a second through-electrode penetrating the first molding layer and not connected to the first redistribution pattern. The first redistribution pattern of the second package is electrically connected to the second through-electrode of the first package.Type: GrantFiled: March 16, 2022Date of Patent: October 10, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Ae-Nee Jang, Inhyo Hwang
-
Patent number: 11784151Abstract: Examples herein include die to metallization structure connections that eliminate the solder joint to reduce the resistance and noise on the connection. In one example, a first die is attached to a metallization layer by a plurality of copper interconnections and a second is attached to the metallization layer opposite the first die through another plurality of copper interconnections. In this example, the copper interconnects may connect the respective die to a metallization structure in the metallization layer.Type: GrantFiled: July 22, 2020Date of Patent: October 10, 2023Assignee: QUALCOMM INCORPORATEDInventors: Aniket Patil, Hong Bok We, Marcus Hsu
-
Patent number: 11769766Abstract: An integrated circuit structure includes: an integrated circuit structure includes: a first plurality of cell rows extending in a first direction, and a second plurality of cell rows extending in the first direction. Each of the first plurality of cell rows has a first row height and comprises a plurality of first cells disposed therein. Each of the second plurality of cell rows has a second row height different from the first row height and comprises a plurality of second cells disposed therein. The plurality of first cells comprises a first plurality of active regions each of which continuously extends across the plurality of first cells in the first direction. The plurality of second cells comprises a second plurality of active regions each of which continuously extends across the plurality of second cells in the first direction. At least one active region of the first and second pluralities of active regions has a width varying along the first direction.Type: GrantFiled: January 26, 2022Date of Patent: September 26, 2023Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Kam-Tou Sio, Jiann-Tyng Tzeng, Chung-Hsing Wang, Yi-Kan Cheng
-
Patent number: 11769732Abstract: An integrated circuit (IC) with reconstituted die interposer for improved connectivity has at least one device or component mounted on an exterior upper surface that couples to a die in an interposer layer within the package. The interposer layer may have interconnect structures, where a first interconnect structure has vias of a first pitch and a second interconnect structure has vias of a second pitch greater than the first pitch. In this manner, the interposer layer acts as a device that can allow conductive coupling for other devices with those pitches to support interconnections between those devices and other devices within the interposer layer.Type: GrantFiled: September 17, 2020Date of Patent: September 26, 2023Assignee: QUALCOMM INCORPORATEDInventors: Jonghae Kim, Aniket Patil
-
Patent number: 11749657Abstract: The present disclosure provides a fan-out chip packaging structure and a method to fabricate the fan-out chip package. The fan-out chip packaging structure includes a first redistribution layer, a second redistribution layer, metal connecting posts, a semiconductor chip, a first packaging layer, a stacked chip package, a passive element, a filling layer, a metal bumps, and a second packaging layer. By means of the present disclosure, various chips having different functions can be integrated into one package structure, thereby improving the integration level of the fan-out packaging structure. By means of the first redistribution layer, the second redistribution layer, and the metal connecting posts, a three-dimensional vertically stacked package is achieved.Type: GrantFiled: September 15, 2021Date of Patent: September 5, 2023Assignee: SJ Semiconductor (Jiangyin) CorporationInventors: Yenheng Chen, Chengchung Lin
-
Patent number: 11735613Abstract: A photoelectric conversion apparatus includes a semiconductor layer including a photoelectric conversion portion, a charge holding portion configured to hold electric charge generated from the photoelectric conversion portion, and a charge detection portion to which the electric charge held by the charge holding portion is transferred. A gate electrode of a transistor and a light shielding film including a first portion covering the charge holding portion and a second portion covering an upper surface of the gate electrode are disposed above the semiconductor layer. The distance between the second portion of the light shielding film and the upper surface of the gate electrode is greater than the distance between the first portion of the light shielding film and the semiconductor layer.Type: GrantFiled: January 20, 2021Date of Patent: August 22, 2023Assignee: Canon Kabushiki KaishaInventors: Toshiyuki Ogawa, Hajime Ikeda
-
Patent number: 11728280Abstract: In one example, an electronic device includes a substrate comprising a substrate top side, a substrate bottom side, and outward terminals. An electronic component is connected to the outward terminals. External interconnects are connected to the outward terminals and include a first external interconnect connected to a first outward terminal. A lower shield is adjacent to the substrate bottom side and is laterally between the external interconnects. The lower shield is electrically isolated from the first external interconnect by one or more of 1) a dielectric buffer interposed between the lower shield and the first external interconnect; or 2) the lower shield including a first part and a second part, the first part being laterally separated from the second part by a first gap, wherein the first part laterally surrounds lateral sides of the first external interconnect; and the second part is vertically interposed between the first outward terminal and the first external interconnect.Type: GrantFiled: January 15, 2021Date of Patent: August 15, 2023Assignee: Amkor Technology Singapore Holding Pte. Lid.Inventors: Min Won Park, Tae Yong Lee, Ji Hun Yi, Cheol Ho Lee
-
Patent number: 11721680Abstract: A semiconductor package includes a package substrate, a plurality of memory stacks, at least one processor chip and one or more heat dissipation structures. The memory stacks are disposed on the package substrate. The memory stacks are spaced apart from each other by a predetermined distance. The processor chip is disposed on the memory stacks to be partially overlapped with each of the memory stacks. The heat dissipation structure is disposed on the upper surfaces of the memory stacks.Type: GrantFiled: June 30, 2021Date of Patent: August 8, 2023Assignee: SK hynix Inc.Inventors: Yeon Seung Jung, Jong Hoon Kim
-
Patent number: 11715727Abstract: Various packages and methods of forming packages are discussed. According to an embodiment, a package includes a processor die at least laterally encapsulated by an encapsulant, a memory die at least laterally encapsulated by the encapsulant, and a redistribution structure on the encapsulant. The processor die is communicatively coupled to the memory die through the redistribution structure. According to further embodiments, the memory die can include memory that is a cache of the processor die, and the memory die can comprise dynamic random access memory (DRAM).Type: GrantFiled: August 16, 2021Date of Patent: August 1, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chen-Hua Yu, Der-Chyang Yeh, An-Jhih Su
-
Patent number: 11715714Abstract: In one example, a semiconductor device structure relates to an electronic device, which includes a device top surface, a device bottom surface opposite to the device top surface, device side surfaces extending between the device top surface and the device bottom surface, and pads disposed over the device top surface. Interconnects are connected to the pads, and the interconnects first regions that each extend from a respective pad in in an upward direction, and second regions each connected to a respective first region, wherein each second region extends from the respective first region in a lateral direction. The interconnects comprise a redistribution pattern on the pads. Other examples and related methods are also disclosed herein.Type: GrantFiled: August 20, 2021Date of Patent: August 1, 2023Assignee: Amkor Technology Singapore Holding Pte. Ltd.Inventors: Yeong Beom Ko, Jo Hyun Bae, Sung Woo Lim, Yun Ah Kim
-
Patent number: 11710688Abstract: A semiconductor package structure includes a frontside redistribution layer, a stacking structure, a backside redistribution layer, a first intellectual property (IP) core, and a second IP core. The stacking structure is disposed over the frontside redistribution layer and comprises a first semiconductor die and a second semiconductor die over the first semiconductor die. The backside redistribution layer is disposed over the stacking structure. The first IP core is disposed in the stacking structure and is electrically coupled to the frontside redistribution layer through a first routing channel. The second IP core is disposed in the stacking structure and is electrically coupled to the backside redistribution layer through a second routing channel, wherein the second routing channel is separated from the first routing channel and electrically insulated from the frontside redistribution layer.Type: GrantFiled: June 30, 2021Date of Patent: July 25, 2023Assignee: MEDIATEK INC.Inventors: Hsing-Chih Liu, Zheng Zeng, Che-Hung Kuo
-
Patent number: 11710673Abstract: A semiconductor package including a first package substrate, a first semiconductor chip on the first package substrate, a first conductive connector on the first package substrate and laterally spaced apart from the first semiconductor chip, an interposer substrate on the first semiconductor chip and electrically connected to the first package substrate through the first conductive connector, the interposer substrate including a first portion overlapping the first semiconductor chip and a plurality of upper conductive pads in the first portion, a plurality of spacers on a lower surface of the first portion of the interposer substrate and positioned so as not to overlap the plurality of upper conductive pads in a plan view, and an insulating filler between the interposer substrate and the first package substrate may be provided.Type: GrantFiled: July 15, 2021Date of Patent: July 25, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Choongbin Yim, Dongwook Kim, Hyunki Kim, Jongbo Shim, Jihwang Kim, Sungkyu Park, Yongkwan Lee, Byoungwook Jang
-
Patent number: 11705370Abstract: A semiconductor component may include a first compressive strain layer on top of a semiconductor body. A material for the first compressive strain layer may include Ta, Mo, Nb, compounds thereof, and combinations thereof.Type: GrantFiled: June 27, 2019Date of Patent: July 18, 2023Assignee: OSRAM OLED GmbHInventors: Benjamin Michaelis, Markus Broell, Robert Walter, Franz Eberhard, Michael Huber, Wolfgang Schmid