Patents Examined by Pavel Ivanov
-
Patent number: 9935046Abstract: A package device and a method for fabricating thereof are provided. The package device includes a substrate, a redistribution structure, a circuit board structure, a plurality of first connectors and a first electronic component. The redistribution structure is disposed over the substrate. The redistribution structure includes a first dielectric layer and a first metal layer. The circuit board structure disposed over the redistribution structure. The circuit board structure includes a second dielectric layer and a second metal layer. The second dielectric layer of the circuit board structure has a plurality of protrusions embedded in the first dielectric layer of the redistribution structure. A first electronic component is disposed on the redistribution structure, and the first connectors are interposed between the redistribution structure and the first electronic component to interconnect the two.Type: GrantFiled: March 16, 2017Date of Patent: April 3, 2018Assignee: UNIMICRON TECHNOLOGY CORP.Inventor: Ying-Po Hung
-
Patent number: 9935267Abstract: A variable resistance memory device and a method of manufacturing the same are provided. The variable resistance memory device may include a multi-layered insulating layer formed on a semiconductor substrate, on which a lower electrode is formed. The multi-layered insulating layer may include a first hole and a second hole, concentrically formed therein, to expose the lower electrode, wherein a diameter of the first hole is larger than a diameter of the second hole. A variable resistance material layer may be formed in the second hole to contact the lower electrode, and an upper electrode may be formed in the first hole to contact the variable resistance material layer.Type: GrantFiled: April 8, 2016Date of Patent: April 3, 2018Assignee: SK Hynix Inc.Inventors: Min Seok Kim, Hyo Seob Yoon
-
Patent number: 9926189Abstract: The application describes MEMS transducers and associated methods of fabrication. The MEMS transducer has a flexible membrane with a vent structure comprising a moveable portion which opens in response to a differential pressure across the membrane to provide a flow path through the membrane. At least one edge of the moveable portion comprises one or more protrusions and/or recesses in the plane of the moveable portion.Type: GrantFiled: January 24, 2017Date of Patent: March 27, 2018Assignee: Cirrus Logic, Inc.Inventor: Marek Sebastian Piechocinski
-
Patent number: 9905478Abstract: Integrated circuits are disclosed in which the strain properties of adjacent pFETs and nFETs are independently adjustable. The pFETs include compressive-strained SiGe on a silicon substrate, while the nFETs include tensile-strained silicon on a strain-relaxed SiGe substrate. Adjacent n-type and p-type FinFETs are separated by electrically insulating regions formed by a damascene process. During formation of the insulating regions, the SiGe substrate supporting the n-type devices is permitted to relax elastically, thereby limiting defect formation in the crystal lattice of the SiGe substrate.Type: GrantFiled: March 27, 2017Date of Patent: February 27, 2018Assignee: STMICROELECTRONICS, INC.Inventors: Nicolas Loubet, Pierre Morin, Yann Mignot
-
Patent number: 9900002Abstract: Methods, systems, circuits, and devices for power-packet-switching power converters using bidirectional bipolar transistors (B-TRANs) for switching. Four-terminal three-layer B-TRANs provide substantially identical operation in either direction with forward voltages of less than a diode drop. B-TRANs are fully symmetric merged double-base bidirectional bipolar opposite-faced devices which operate under conditions of high non-equilibrium carrier concentration, and which can have surprising synergies when used as bidirectional switches for power-packet-switching power converters. B-TRANs are driven into a state of high carrier concentration, making the on-state voltage drop very low.Type: GrantFiled: November 10, 2015Date of Patent: February 20, 2018Assignee: Ideal Power, Inc.Inventors: William C. Alexander, Richard A. Blanchard
-
Patent number: 9893149Abstract: Techniques are disclosed for incorporating high mobility strained channels into fin-based transistors (e.g., FinFETs such as double-gate, trigate, etc), wherein a stress material is cladded onto the channel area of the fin. In one example embodiment, silicon germanium (SiGe) is cladded onto silicon fins to provide a desired stress, although other fin and cladding materials can be used. The techniques are compatible with typical process flows, and the cladding deposition can occur at a plurality of locations within the process flow. In some cases, the built-in stress from the cladding layer may be enhanced with a source/drain stressor that compresses both the fin and cladding layers in the channel. In some cases, an optional capping layer can be provided to improve the gate dielectric/semiconductor interface. In one such embodiment, silicon is provided over a SiGe cladding layer to improve the gate dielectric/semiconductor interface.Type: GrantFiled: November 9, 2015Date of Patent: February 13, 2018Assignee: INTEL CORPORATIONInventors: Stephen M. Cea, Anand S. Murthy, Glenn A. Glass, Daniel B. Aubertine, Tahir Ghani, Jack T. Kavalieros, Roza Kotlyar
-
Patent number: 9875930Abstract: Methods of packaging integrated circuits are disclosed herein. In one embodiment of a method. A die having a side is provided. A conductive stud is connected to the side of the die, wherein the conductive stud has a first end that is connected to the die and an opposite second end. The die is encapsulated except for the side. A first dielectric layer is affixed to the side of the die. The first dielectric layer has a first side and a second side. The first side of the first dielectric layer is affixed to the side of the die. The conductive stud enters the first side of the first dielectric layer. A conductive layer is affixed to the second side of the first dielectric layer. The second side of the conductive stud is affixed to the conductive layer using a conductive adhesive.Type: GrantFiled: December 24, 2014Date of Patent: January 23, 2018Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Bernardo Gallegos, Abram Castro
-
Patent number: 9865748Abstract: A semiconductor structure includes a semiconductor substrate having a first electrical portion, a second electrical portion, and a bridged conductive layer. The first electrical portion includes a first semiconductor well, a second semiconductor well in the first semiconductor well, and a third semiconductor well and a fourth semiconductor well in the second semiconductor well. The second electrical portion includes a fifth semiconductor well, a semiconductor layer in the fifth semiconductor well, and a sixth semiconductor well and a seventh semiconductor well in the fifth semiconductor well. The semiconductor layer has separated first and second portions. The bridged conductive layer connects the fourth semiconductor well and the sixth semiconductor well.Type: GrantFiled: April 14, 2017Date of Patent: January 9, 2018Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Hsin-Chih Chiang, Tung-Yang Lin, Chih-Chang Cheng, Ruey-Hsin Liu
-
Patent number: 9859493Abstract: A variable resistance memory device and a method of manufacturing the same are provided. The variable resistance memory device may include a multi-layered insulating layer formed on a semiconductor substrate, on which a lower electrode is formed. The multi-layered insulating layer may include a first hole and a second hole, concentrically formed therein, to expose the lower electrode, wherein a diameter of the first hole is larger than a diameter of the second hole. A variable resistance material layer may be formed in the second hole to contact the lower electrode, and an upper electrode may be formed in the first hole to contact the variable resistance material layer.Type: GrantFiled: April 8, 2016Date of Patent: January 2, 2018Assignee: SK Hynix Inc.Inventors: Min Seok Kim, Hyo Seob Yoon
-
Patent number: 9847414Abstract: A semiconductor device provided herein includes a trench in which a gate insulating layer (GIL) and a gate electrode are located. A step is provided in a lateral surface of the trench. The step surface descends toward a center of the trench. First and second regions are of a first conductivity type. A body region, a lateral region and a bottom region are of a second conductivity type. The first region, a body region, and the second region are in contact with the GIL at the upper lateral surface of the trench. The second region is in contact with the GIL at the lower lateral surface of the trench. A lateral region is in contact with the GIL at the lower lateral surface. A bottom region is in contact with the GIL at the bottom surface of the trench.Type: GrantFiled: November 16, 2015Date of Patent: December 19, 2017Assignee: Toyota Jidosha Kabushiki KaishaInventors: Hidefumi Takaya, Shinichiro Miyahara, Katsuhiro Kutsuki, Sachiko Aoi
-
Patent number: 9818615Abstract: Methods and systems for double-sided semiconductor device fabrication. Devices having multiple leads on each surface can be fabricated using a high-temperature-resistant handle wafer and a medium-temperature-resistant handle wafer. Dopants can be introduced on both sides shortly before a single long high-temperature diffusion step diffuses all dopants to approximately equal depths on both sides. All high-temperature processing occurs with no handle wafer or with a high-temperature handle wafer attached. Once a medium-temperature handle wafer is attached, no high-temperature processing steps occur. High temperatures can be considered to be those which can result in damage to the device in the presence of aluminum-based metallizations.Type: GrantFiled: May 25, 2016Date of Patent: November 14, 2017Assignee: Ideal Power, Inc.Inventors: Richard A. Blanchard, William C. Alexander
-
Patent number: 9812403Abstract: A manufacturing method of a semiconductor device that can reduce warpage during wafer processing. The method includes forming a first guard ring around a first chip region on a semiconductor wafer. The method includes forming a second guard ring around a second chip region on the semiconductor wafer. The method includes mechanically connecting the first guard ring with the second guard ring through a joist structure.Type: GrantFiled: August 24, 2015Date of Patent: November 7, 2017Assignee: TOSHIBA MEMORY CORPORATIONInventor: Kenji Konomi
-
Patent number: 9812524Abstract: Techniques are disclosed for customization of nanowire transistor devices to provide a diverse range of channel configurations and/or material systems within the same integrated circuit die. In accordance with one example embodiment, sacrificial fins are removed and replaced with custom material stacks of arbitrary composition and strain suitable for a given application. In one such case, each of a first set of the sacrificial fins is recessed or otherwise removed and replaced with a p-type layer stack, and each of a second set of the sacrificial fins is recessed or otherwise removed and replaced with an n-type layer stack. The p-type layer stack can be completely independent of the process for the n-type layer stack, and vice-versa. Numerous other circuit configurations and device variations are enabled using the techniques provided herein.Type: GrantFiled: May 16, 2016Date of Patent: November 7, 2017Assignee: INTEL CORPORATIONInventors: Glenn A. Glass, Kelin J. Kuhn, Seiyon Kim, Anand S. Murthy, Daniel B. Aubertine
-
Patent number: 9799731Abstract: Power is inverted using double-base-contact bidirectional bipolar transistors in a three-level-inverter topology. The transistors not only switch to synthesize a PWM approximation of the desired AC waveform, but also have transient phases of diode conduction before each full turn-on or turn-off.Type: GrantFiled: January 22, 2016Date of Patent: October 24, 2017Assignee: Ideal Power, Inc.Inventor: William C. Alexander
-
Patent number: 9786773Abstract: B-TRAN bipolar power transistor devices and methods, using a drift region which is much thinner than previously proposed double-base bipolar transistors of comparable voltage. This is implemented in a high-bandgap semiconductor material (preferably silicon carbide). Very high breakdown voltage, and fast turn-off, are achieved with very small on-resistance.Type: GrantFiled: January 11, 2016Date of Patent: October 10, 2017Assignee: Ideal Power, Inc.Inventor: William C. Alexander
-
Patent number: 9780199Abstract: A method of forming a semiconductor device includes following steps. Firstly, a gate structure is formed on a substrate, and two source/drain regions are formed. Then, a contact etching stop layer (CESL) is formed to cover the source/drain regions, and a first interlayer dielectric (ILD) layer is formed on the CESL. Next, a replace metal gate process is performed to form a metal gate and a capping layer on the metal gate, and a second ILD layer is formed on the first ILD layer. Following these, a first opening is formed in the second and first ILD layers to partially expose the CESL, and a second opening is formed in the second ILD to expose the capping layer. Finally, the CESL and the capping layer are simultaneously removed.Type: GrantFiled: September 23, 2015Date of Patent: October 3, 2017Assignee: UNITED MICROELECTRONICS CORP.Inventors: Ching-Wen Hung, Chih-Sen Huang, Yi-Wei Chen, Shih-Fang Tzou
-
Patent number: 9773838Abstract: According to one embodiment, there is provided a magnetoresistive memory device. The memory device includes active areas arranged on a semiconductor substrate, resistance change elements arrayed to matrix in an X direction and a Y direction above the substrate, and selective transistors provided to correspond to the respective resistance change elements. A plurality of gate electrodes of the selective transistors are spaced apart at regular intervals in the X direction and arranged along the Y direction. Each of the active areas is provided to cross two of the gate electrodes adjacent to each other, such as to be along the X direction at a portion crossing the gate electrodes, and formed to be inclined with respect to the X direction between the adjacent gate electrodes.Type: GrantFiled: March 10, 2015Date of Patent: September 26, 2017Assignee: TOSHIBA MEMORY CORPORATIONInventor: Satoshi Inaba
-
Patent number: 9742385Abstract: A symmetrically-bidirectional bipolar transistor circuit where the two base contact regions are clamped, through a low-voltage diode and a resistive element, to avoid bringing either emitter junction to forward bias. This avoids bipolar gain in the off state, and thereby avoids reduction of the withstand voltage due to bipolar gain.Type: GrantFiled: July 18, 2016Date of Patent: August 22, 2017Assignee: Ideal Power, Inc.Inventor: William C. Alexander
-
Patent number: 9742395Abstract: The present application teaches, inter alia, methods and circuits for operating a B-TRAN (double-base bidirectional bipolar junction transistor). Exemplary base drive circuits provide high-impedance drive to the base contact region on the side of the device instantaneously operating as the collector. (The B TRAN is controlled by applied voltage rather than applied current.) Current signals operate preferred implementations of drive circuits to provide diode-mode turn-on and pre-turnoff operation, as well as a hard ON state with low voltage drop (the “transistor-ON” state). In some preferred embodiments, self-synchronizing rectifier circuits provide adjustable low voltage for gate drive circuits. In some preferred embodiments, the base drive voltage used to drive the c-base region (on the collector side) is varied while base current at that terminal is monitored, so no more base current than necessary is applied. This solves the difficult challenge of optimizing base drive in a B-TRAN.Type: GrantFiled: August 10, 2016Date of Patent: August 22, 2017Assignee: Ideal Power Inc.Inventors: William C. Alexander, Richard A. Blanchard
-
Patent number: 9728464Abstract: Techniques are disclosed for customization of fin-based transistor devices to provide a diverse range of channel configurations and/or material systems within the same integrated circuit die. In accordance with one example embodiment, sacrificial fins are removed and replaced with custom semiconductor material of arbitrary composition and strain suitable for a given application. In one such case, each of a first set of the sacrificial fins is recessed or otherwise removed and replaced with a p-type material, and each of a second set of the sacrificial fins is recessed or otherwise removed and replaced with an n-type material. The p-type material can be completely independent of the process for the n-type material, and vice-versa. Numerous other circuit configurations and device variations are enabled using the techniques provided herein.Type: GrantFiled: July 27, 2012Date of Patent: August 8, 2017Assignee: INTEL CORPORATIONInventors: Glenn A. Glass, Daniel B. Aubertine, Anand S. Murthy, Gaurav Thareja, Tahir Ghani