Abstract: A semiconductor integrated circuit device which can operate at high speed and involves a low power consumption and a high integration density, wherein a Bi-CMOS basic cell and a Bi-CMOS macro cell are employed to define a critical path and a CMOS basic cell and a CMOS macro cell are employed for a portion of the device other than the critical path.