Patents Examined by Stanetta D Isaac
-
Patent number: 11646304Abstract: Provided is a technique suitable for multilayering thin semiconductor elements via adhesive bonding while avoiding wafer damage in a method of manufacturing a semiconductor device, the method in which semiconductor elements are multilayered through laminating wafers in which the semiconductor elements are fabricated. The method of the present invention includes bonding and removing. In the bonding step, a back surface 1b side of a thinned wafer 1T in a reinforced wafer 1R having a laminated structure including a supporting substrate S, a temporary adhesive layer 2, and the thinned wafer 1T is bonded via an adhesive to an element forming surface 3a of a wafer 3. A temporary adhesive for forming the temporary adhesive layer 2 contains a polyvalent vinyl ether compound, a compound having two or more hydroxy groups or carboxy groups and thus capable of forming a polymer with the polyvalent vinyl ether compound, and a thermoplastic resin.Type: GrantFiled: October 18, 2019Date of Patent: May 9, 2023Assignee: DAICEL CORPORATIONInventor: Naoko Tsuji
-
Patent number: 11647626Abstract: The present application discloses a method for fabricating a semiconductor device with a tapering impurity region. The method includes providing a substrate; forming a word line structure in the substrate; performing an isotropic etch process to form a first recess in the substrate, wherein the first recess comprises tapering sidewalls; performing an anisotropic etch process to expand the first recess and form a second recess below the first recess; and forming an impurity region in the first recess and in the second recess and adjacent to the word line structure.Type: GrantFiled: November 18, 2021Date of Patent: May 9, 2023Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Tse-Yao Huang
-
Patent number: 11640923Abstract: The present application provides a method for manufacturing FDSOI devices. The method includes steps of: providing a semiconductor structure which comprises a silicon substrate, a buried oxide layer on the silicon substrate, a silicon-on-insulator layer on the buried oxide layer; and a hard mask layer on the silicon-on-insulator layer; performing spin coating of a photoresist on the hard mask layer to form a bulk silicon region; performing plasma anisotropic etching on the bulk silicon region to open a part of the buried oxide layer, and then performing isotropic etching, so that the silicon-on-insulator layer shrinks in the horizontal direction; performing plasma anisotropic etching to etch through the buried oxide layer to form a bulk silicon region trench; performing silicon epitaxial growth in the bulk silicon region trench.Type: GrantFiled: September 24, 2021Date of Patent: May 2, 2023Assignee: SHANGHAI HUALI INTEGRATED CIRCUIT CORPORATIONInventors: Tianpeng Guan, Jianghua Leng, Zhonghua Li, Yufeng Chen, Nan Li, Ming Tian
-
Patent number: 11631655Abstract: The present application discloses a method for fabricating a semiconductor device with a connection structure. The method includes providing a first semiconductor structure comprising a plurality of first conductive features adjacent to a top surface of the first semiconductor structure; forming a connection structure comprising a connection insulating layer on the top surface of the first semiconductor structure, a connection layer in the connection insulating layer, and a plurality of first porous interlayers on the plurality of first conductive features and in the connection insulating layer; and forming a second semiconductor structure comprising a plurality of second conductive features on the plurality of first porous interlayers.Type: GrantFiled: November 18, 2021Date of Patent: April 18, 2023Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Tse-Yao Huang
-
Patent number: 11626317Abstract: A semiconductor device has a first trench and a second trench of a trench structure located in a substrate. The second trench is separated from the first trench by a trench space that is less than a first trench width of the first trench and less than a second trench width of the second trench. The trench structure includes a doped sheath having a first conductivity type, contacting and laterally surrounding the first trench and the second trench. The doped sheath extends from the top surface to an isolation layer and from the first trench to the second trench across the trench space. The semiconductor device includes a first region and a second region, both located in the semiconductor layer, having a second, opposite, conductivity type. The first region and the second region are separated by the first trench, the second trench, and the doped sheath.Type: GrantFiled: October 24, 2020Date of Patent: April 11, 2023Assignee: Texas Instruments IncorporatedInventors: Binghua Hu, Ye Shao, John K Arch
-
Patent number: 11626337Abstract: In one example, a semiconductor device comprises a main substrate comprising a first side and a main conductive structure, and a first component module over the first side of the main substrate. The first component module comprises a first electronic component and a first module encapsulant contacting a lateral side of the first electronic component. The semiconductor device further comprises a second component module over the first side of the main substrate. The second component module comprises a second electronic component and a second module encapsulant contacting a lateral side of the second electronic component. The semiconductor device further comprises a main encapsulant over a first side of the main substrate and between the first component module and the second component module. Other examples and related methods are also disclosed herein.Type: GrantFiled: May 19, 2020Date of Patent: April 11, 2023Assignee: Amkor Technology Singapore Holding Pte. Ltd.Inventor: Cheol Ho Lee
-
Patent number: 11626301Abstract: A method for manufacturing a semiconductor element includes: providing a wafer comprising first and second regions at an upper surface of the wafer, the second region being located at a periphery of the first region and being at a lower position than the first region; and forming a semiconductor layer made of a nitride semiconductor at the upper surface of the wafer. In a top-view, the first region comprises an extension portion at an end portion of the first region in a first direction that passes through the center of the wafer parallel to an m-axis of the semiconductor layer, the extension portion extending in a direction from a center of the wafer toward an edge of the wafer or in a direction from an edge of the wafer toward a center of the wafer.Type: GrantFiled: September 1, 2020Date of Patent: April 11, 2023Assignee: NICHIA CORPORATIONInventors: Haruhiko Nishikage, Yoshinori Miyamoto, Yasunobu Hosokawa
-
Patent number: 11616040Abstract: Semiconductor dies including ultra-thin wafer backmetal systems, microelectronic devices containing such semiconductor dies, and associated fabrication methods are disclosed. In one embodiment, a method for processing a device wafer includes obtaining a device wafer having a wafer frontside and a wafer backside opposite the wafer frontside. A wafer-level gold-based ohmic bond layer, which has a first average grain size and which is predominately composed of gold, by weight, is sputter deposited onto the wafer backside. An electroplating process is utilized to deposit a wafer-level silicon ingress-resistant plated layer over the wafer-level Au-based ohmic bond layer, while imparting the plated layer with a second average grain size exceeding the first average grain size. The device wafer is singulated to separate the device wafer into a plurality of semiconductor die each having a die frontside, an Au-based ohmic bond layer, and a silicon ingress-resistant plated layer.Type: GrantFiled: January 18, 2021Date of Patent: March 28, 2023Assignee: NXP USA, Inc.Inventors: Tianwei Sun, Jaynal A. Molla
-
Patent number: 11615981Abstract: According to one embodiment, an isolator includes first and second conductive members, and first second, and third insulating members. The first conductive member includes first, second, and third partial regions. The third partial region is between the first and second partial regions. The second conductive member is electrically connected to the first conductive member. The second conductive member includes fourth and fifth partial regions. The fourth partial region is between the third and fifth partial regions. The first insulating member includes first and second insulating regions. The fifth partial region is between the first and second insulating regions. The second insulating member includes third and fourth insulating regions. The fourth partial region is between the third and fourth insulating regions. The third insulating member includes first and second portions.Type: GrantFiled: March 4, 2021Date of Patent: March 28, 2023Assignees: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventors: Tatsuhiro Oda, Tatsuya Ohguro
-
Patent number: 11605877Abstract: A semiconductor device package includes a glass carrier, a package body, a first circuit layer and a first antenna layer. The glass carrier has a first surface and a second surface opposite to the first surface. The package body is disposed on the first surface of the glass carrier. The package body has an interconnection structure penetrating the package body. The first circuit layer is disposed on the package body. The first circuit layer has a redistribution layer (RDL) electrically connected to the interconnection structure of the package body. The first antenna layer is disposed on the second surface of the glass carrier.Type: GrantFiled: August 19, 2019Date of Patent: March 14, 2023Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Sheng-Chi Hsieh, Chen-Chao Wang, Teck-Chong Lee, Chien-Hua Chen
-
Patent number: 11594513Abstract: A semiconductor device manufacturing method includes a preparation step and a sinter bonding step. In the preparation step, a sinter-bonding work having a multilayer structure including a substrate, semiconductor chips, and sinter-bonding material layers is prepared. The semiconductor chips are disposed on, and will bond to, one side of the substrate. Each sinter-bonding material layer contains sinterable particles and is disposed between each semiconductor chip and the substrate. In the sinter bonding step, a cushioning sheet having a thickness of 5 to 5000 ?m and a tensile elastic modulus of 2 to 150 MPa is placed on the sinter-bonding work, the resulting stack is held between a pair of pressing faces, and, in this state, the sinter-bonding work between the pressing faces undergoes a heating process while being pressurized in its lamination direction, to form a sintered layer from each sinter-bonding material layer.Type: GrantFiled: March 27, 2019Date of Patent: February 28, 2023Assignee: NITTO DENKO CORPORATIONInventors: Ryota Mita, Tomoaki Ichikawa
-
Patent number: 11587889Abstract: A semiconductor device wafer includes a plurality of device patterns formed in or over a semiconductor substrate, and a scribe area from which the device patterns are excluded. A plurality of dummy features are located in at least one material level in the scribe area, including over laser scribe dots formed in the semiconductor substrate.Type: GrantFiled: September 23, 2020Date of Patent: February 21, 2023Assignee: Texas Instruments IncorporatedInventors: Jonas Höhenberger, Gernot Biese
-
Patent number: 11574806Abstract: A technique regarding film formation capable of forming a three-dimensional pattern successfully is provided. A film forming method for a processing target object is provided. The processing target object has a supporting base body and a processing target layer. The processing target layer is provided on a main surface of the supporting base body and includes protrusion regions. Each protrusion region is extended upwards from the main surface, and an end surface of each protrusion region is exposed when viewed from above the main surface. The film forming method includes a first process of forming a film on the end surface of each protrusion region; and a second process of selectively exposing one or more end surfaces by anisotropically etching the film formed through the first process.Type: GrantFiled: May 13, 2020Date of Patent: February 7, 2023Assignee: TOKYO ELECTRON LIMITEDInventors: Sho Kumakura, Masahiro Tabata
-
Patent number: 11569385Abstract: An FDSOI device and fabrication method are disclosed. The device comprises: a buried oxide layer disposed on the silicon substrate; a SiGe channel disposed on the buried oxide layer, a nitrogen passivation layer disposed on the SiGe channel layer; a metal gate disposed on the nitrogen passivation layer, and sidewalls attached to sides of the metal gate; and a source and a drain regions disposed on the nitrogen passivation layer at both sides of the metal gate, wherein the source and drain regions are built in a raised SiGe layer. The stack structure of the SiGe layer and the nitrogen passivation layer forms the channel. This stack structure avoids the low stress of the silicon channel in the conventional device. In addition, it prevents the Ge diffusion from the SiGe channel to the gate dielectric in the conventional device. Thereby the invention improves reliability and performance of the device.Type: GrantFiled: November 30, 2020Date of Patent: January 31, 2023Assignee: Shanghai Huali Integrated Circuit CorporationInventors: Zhonghua Li, Runling Li, Nan Li, Jianghua Leng, Tianpeng Guan
-
Patent number: 11569118Abstract: A semiconductor manufacturing apparatus includes a thrust-up unit having a plurality of blocks in contact with a dicing tape, a head having a collet absorbing the die and capable of being moved up and down, and a control section controlling the operation of the thrust-up unit and the head. The thrust-up unit can operate each of the plurality of blocks independently. The control section configures the thrust-up sequences of the plurality of blocks in a plurality of steps, and controls the operation of the plurality of blocks on the basis of a time chart recipe capable of setting the height and the speed of the plurality of blocks for each block and in each step.Type: GrantFiled: March 9, 2020Date of Patent: January 31, 2023Assignee: Fasford Technology Co., Ltd.Inventors: Tsuyoshi Yokomori, Tatsuyuki Okubo, Yuki Nakui, Hiroshi Maki, Akira Saito, Naoki Okamoto
-
Patent number: 11557530Abstract: In one embodiment, methods for making semiconductor devices are disclosed.Type: GrantFiled: June 17, 2020Date of Patent: January 17, 2023Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Swee Har Khor, Tian Hing Lim, Hui Min Ler, Chee Hiong Chew, Phillip Celaya
-
Patent number: 11545483Abstract: Certain aspects of the present disclosure are directed to a semiconductor device. The semiconductor device generally includes a substrate, at least one silicon-on-insulator (SOI) transistor disposed above the substrate, a gate-all-around (GAA) transistor disposed above the substrate, and a fin field-effect transistor (FinFET) disposed above the substrate.Type: GrantFiled: December 12, 2019Date of Patent: January 3, 2023Assignee: QUALCOMM INCORPORATEDInventors: Xia Li, Haining Yang, Bin Yang
-
Patent number: 11545549Abstract: Body-contacted semiconductor structures and methods of forming a body-contacted semiconductor structure. A semiconductor substrate, which contains of a single-crystal semiconductor material, includes a device region and a plurality of body contact regions each comprised of the single-crystal semiconductor material. A polycrystalline layer and polycrystalline regions are formed in the semiconductor substrate. The polycrystalline regions are positioned between the polycrystalline layer and the device region, and the polycrystalline regions have a laterally-spaced arrangement with a gap between each adjacent pair of the polycrystalline regions. One of the plurality of body contact regions is arranged in the gap between each adjacent pair of the polycrystalline regions.Type: GrantFiled: September 23, 2020Date of Patent: January 3, 2023Assignee: GlobalFoundries U.S. Inc.Inventors: Steven M. Shank, Siva P. Adusumilli, Yves Ngu, Michael Zierak
-
Patent number: 11502168Abstract: In some embodiments, the present disclosure relates to an integrated chip that includes a first nanosheet field effect transistor (NSFET). The first NSFET includes a first nanosheet channel structure arranged over a substrate, a second nanosheet channel structure arranged directly over the first nanosheet channel structure, and a first gate electrode structure. The first and second nanosheet channel structures extend in parallel between first and second source/drain regions. The first gate electrode structure includes a first conductive ring and a second conductive ring that completely surround outer sidewalls of the first nanosheet channel structure and the second nanosheet channel structure, respectively, and that comprise a first material.Type: GrantFiled: March 16, 2020Date of Patent: November 15, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chung-Wei Hsu, Hou-Yu Chen, Chih-Hao Wang, Ching-Wei Tsai, Kuo-Cheng Chiang, Kuan-Lun Cheng, Mao-Lin Huang, Jia-Ni Yu, Lung-Kun Chu
-
Patent number: 11495597Abstract: Semiconductor device having less defects in a gate insulating film and improved reliability and methods of forming the semiconductor devices are provided. The semiconductor devices may include a gate insulating film on a substrate and a gate electrode structure on the gate insulating film. The gate electrode structure may include a lower conductive film, a silicon oxide film, and an upper conductive film sequentially stacked on the gate insulating film. The lower conductive film may include a barrier metal layer.Type: GrantFiled: September 24, 2020Date of Patent: November 8, 2022Inventors: Moon-Kyu Park, Jae-Yeol Song, Hoon-Joo Na, Yoon-Tae Hwang, Ki-Joong Yoon, Sang-Jin Hyun