Patents Examined by Thanh Van Pham
-
Patent number: 7309879Abstract: A semiconductor laser element capable of reducing the contact resistance and the thermal resistance and realizing a high reliability is provided. The semiconductor laser element includes: a semiconductor substrate, an active layer formed on the semiconductor substrate, a ridge having a clad layer formed on the active layer and a contact layer formed on the clad layer, an insulation film covering the side surfaces of the clad layer, and an electrode connected to the contact layer, wherein the insulation layer has an end portion in the ridge thickness direction located between the upper surface and the lower surface of the contact layer.Type: GrantFiled: February 9, 2006Date of Patent: December 18, 2007Assignee: Opnext Japan, Inc.Inventors: Haruki Fukai, Hidetaka Karita, Atsushi Nakamura, Shigeo Yamashita
-
Patent number: 7306983Abstract: The present invention provides a semiconductor device having dual nitride liners, a silicide layer, and a protective layer beneath one of the nitride liners for preventing the etching of the silicide layer. A first aspect of the invention provides a method for use in the manufacture of a semiconductor device comprising the steps of applying a protective layer to a device, applying a first silicon nitride liner to the device, removing a portion of the first silicon nitride liner, removing a portion of the protective layer, and applying a second silicon nitride liner to the device.Type: GrantFiled: December 10, 2004Date of Patent: December 11, 2007Assignee: International Business Machines CorporationInventors: Dureseti Chidambarrao, Ying Li, Rajeev Malik, Shreesh Narasimha
-
Patent number: 7303946Abstract: A method of manufacturing a MOS transistor incorporating a silicon oxide film serving as a gate insulating film and containing nitrogen and a polycrystalline silicon film serving as a gate electrode and containing a dopant and arranged such that the gate electrode is formed on the gate electrode insulating film, and an oxidation process using ozone is performed to sufficiently round the shape of the lower edge of the gate electrode.Type: GrantFiled: April 27, 2000Date of Patent: December 4, 2007Assignee: Kabushiki Kaisha ToshibaInventors: Yoshio Ozawa, Yasumasa Suizu, Yoshitaka Tsunashima
-
Patent number: 7297585Abstract: In formation of a source/drain region of an NMOS transistor, a gate-directional extension region <41a> of an N+ block region <41> in an N+ block resist film <51> prevents a well region <11> located under the gate-directional extension region <41a> from implantation of an N-type impurity. A high resistance forming region, which is the well region <11> having a possibility for implantation of an N-type impurity on a longitudinal extension of a gate electrode <9>, can be formed as a high resistance forming region <A2> narrower than a conventional high resistance forming region <A1>. Thus, a semiconductor device having a partially isolated body fixed SOI structure capable of reducing body resistance and a method of manufacturing the same are obtained.Type: GrantFiled: July 27, 2006Date of Patent: November 20, 2007Assignee: Renesas Technology Corp.Inventors: Shigenobu Maeda, Toshiaki Iwamatsu, Takashi Ipposhi
-
Patent number: 7285469Abstract: In accordance with the invention, there are various methods of making an integrated circuit comprising a bipolar transistor. According to an embodiment of the invention, the bipolar transistor can comprise a substrate, a collector comprising a plurality of alternating doped regions, wherein the plurality of alternating doped regions alternate in a lateral direction from a net first conductivity to a net second conductivity, and a collector contact in electrical contact with the collector. The bipolar transistor can also comprise a heavily doped buried layer below the collector, a base in electrical contact with a base contact, wherein the base is doped to a net second conductivity type and wherein the base spans a portion of the plurality of alternating doped regions, and an emitter disposed within the base, the emitter doped to a net first conductivity, wherein a portion of the alternating doped region under the emitter is doped to a concentration of less than about 3×1012 cm?2.Type: GrantFiled: September 2, 2005Date of Patent: October 23, 2007Assignee: Intersil AmericasInventor: James Douglas Beasom
-
Patent number: 7282459Abstract: Aspects of the invention can provide an ejection method to form a micro lens efficiently on each of a plurality of semiconductor lasers in a wafer state. So that a distance in an x-axis direction between two mutually adjacent sections subject to ejection and a distance between any two nozzles of a plurality of nozzles arranged in the x-axis direction may be in agreement, the ejection method can include a step of positioning a substrate having the two sections subject to ejection, a step of moving relatively the plurality of nozzles along a y-axis direction intersecting the x-axis direction perpendicularly to the substrate, and a step of ejecting a liquid material respectively from the two nozzles to the two sections subject to ejection if the two nozzles should respectively penetrate areas corresponding to the two sections.Type: GrantFiled: September 16, 2004Date of Patent: October 16, 2007Assignee: Seiko Epson CorporationInventor: Hironori Hasei
-
Patent number: 7282374Abstract: The present invention provides a method and apparatus for comparing device and non-device structures. The method includes determining at least one characteristic parameter associated with at least one non-device structure on at least one workpiece and determining at least one characteristic parameter associated with at least one device structure on the at least one workpiece. The method also includes comparing the at least one characteristic parameter associated with the at least one non-device structure and the at least one characteristic parameter associated with at least one device structure.Type: GrantFiled: November 3, 2004Date of Patent: October 16, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Kevin R. Lensing, Matthew S. Ryskoski
-
Patent number: 7276725Abstract: The present invention relates to a bit line barrier metal layer for a semiconductor device and a process for preparing the same, the process comprising: forming bit line contact on an insulation layer vapor-deposited on an upper part of a substrate so as to expose an ion implantation region; vapor-depositing a first barrier metal layer of a Ti film on the entire upper surface thereof; and vapor-depositing, on the upper part of the Ti film, a second barrier metal layer of a ZrB2 film having different upper and lower Boron concentrations, by RPECVD controlling the presence/absence of H2 plasma, wherein the barrier metal layer includes the Ti film, lower ZrB2 film and upper a ZrB2 film sequentially stacked between tungsten bit lines and ion implantation region of a semiconductor substrate.Type: GrantFiled: February 7, 2005Date of Patent: October 2, 2007Assignee: Hynix Semiconductor Inc.Inventor: Byung Soo Eun
-
Patent number: 7259055Abstract: A method for forming a high-luminescence Si electroluminescence (EL) phosphor is provided, with an EL device made from the Si phosphor. The method comprises: depositing a silicon-rich oxide (SRO) film, with Si nanocrystals, having a refractive index in the range of 1.5 to 2.1, and a porosity in the range of 5 to 20%; and, post-annealing the SRO film in an oxygen atmosphere. DC-sputtering or PECVD processes can be used to deposit the SRO film. In one aspect the method further comprises: HF buffered oxide etching (BOE) the SRO film; and, re-oxidizing the SRO film, to form a SiO2 layer around the Si nanocrystals in the SRO film. In one aspect, the SRO film is re-oxidized by annealing in an oxygen atmosphere. In this manner, a layer of SiO2 is formed around the Si nanocrystals having a thickness in the range of 1 to 5 nanometers (nm).Type: GrantFiled: February 24, 2005Date of Patent: August 21, 2007Assignee: Sharp Laboratories of America, Inc.Inventors: Tingkai Li, Pooran Chandra Joshi, Wei Gao, Yoshi Ono, Sheng Teng Hsu
-
Patent number: 7217642Abstract: A mask for forming polysilicon has a first slit region where a plurality of horizontal slit patterns are arranged in the vertical direction while bearing the same width, a second slit region where a plurality of horizontal slit patterns are arranged in the vertical direction while bearing the same width, a third slit region where a plurality of horizontal slit patterns are arranged in the vertical direction while bearing the same width, and a fourth slit region where a plurality of horizontal slit patterns are arranged in the vertical direction while bearing the same width. The slit patterns arranged at the first to fourth slit regions are sequentially enlarged in width in the horizontal direction in multiple proportion to the width d of the slit pattern at the first slit region. The centers of the slit patterns arranged at the first to fourth slit regions in the horizontal direction are placed at the same line.Type: GrantFiled: January 24, 2002Date of Patent: May 15, 2007Assignee: Samsung Electronis Co., Ltd.Inventors: Myung-Koo Kang, Hyun-Jae Kim, Sook-Young Kang
-
Patent number: 7179675Abstract: A method for fabricating an image sensor includes forming a seed layer on a semiconductor substrate, forming a blocking layer on the seed layer, partially exposing a region for transistor in an active region of the semiconductor substrate by patterning the seed layer and the blocking layer, selectively forming a gate insulating material layer in a portion of the exposed region for transistor, filling a gate electrode material layer in the exposed region for transistor over the gate insulating material layer, forming a gate insulating layer pattern and a gate electrode pattern by selectively removing the blocking layer, the gate insulating material layer, the gate electrode material layer, and the seed layer, and forming source and drain diffusion layers and a photodiode on both sides of the gate insulating layer pattern and the gate electrode pattern by selectively doping impurity ions.Type: GrantFiled: December 30, 2004Date of Patent: February 20, 2007Assignee: Dongbu Electronics Co., Ltd.Inventor: Hee Sung Shim
-
Patent number: 7166502Abstract: The present invention discloses a method of manufacturing a thin film transistor, including: preparing a substrate and a mixed solution, the mixed solution having a reductant and a first metal; forming a photoresist pattern on the substrate; etching a portion of the substrate to form a groove using the photoresist pattern as a mask; depositing a second metal on the substrate, a height of the second metal being smaller than a depth of the groove; removing the photoresist pattern on the substrate and the second metal on the photoresist other than in the groove; and forming the first metal on the second metal in the groove by submerging the substrate in the mixed solution.Type: GrantFiled: November 13, 2000Date of Patent: January 23, 2007Assignee: LG. Philips LCD Co., Ltd.Inventor: Oh-Nam Kwon
-
Patent number: 7056389Abstract: The object of the invention is to measure temperature using pyrometers, in a simple and economic way, enabling precise temperature measurement, even for low temperatures. The invention presents a device and method for thermally treating substrates, wherein the substrate is exposed to at least a first and at least a second radiation; the predetermined wavelengths of the first radiation are absorbed between the first radiation source and the substrate; a radiation from the substrate is measured in the predetermined wavelength using a radiation detector arranged on the same side as a second radiation source; the second radiation from the second radiation source is modulated and determined.Type: GrantFiled: May 23, 2002Date of Patent: June 6, 2006Assignee: Mattson Thermal ProductsInventors: Markus Hauf, Christoph Striebel
-
Patent number: 7052965Abstract: MOSFETs with pocket regions are fabricated. A gate electrode layer is formed on a semiconductor substrate; and lightly doped drain regions are formed in the semiconductor substrate adjacent the gate electrode layer. A blocking pattern is formed on the semiconductor substrate where the gate electrode layer is formed. The blocking pattern is adjacent and spaced apart from the gate electrode layer a predetermined distance and exposes portions of the semiconductor substrate adjacent sidewalls of the gate electrode layer. Pocket regions are formed in the semiconductor substrate by implanting impurity ions using the gate electrode layer and the blocking pattern as an ion implantation mask.Type: GrantFiled: February 17, 2004Date of Patent: May 30, 2006Assignee: Samsung Electronics Co., Ltd.Inventors: Chang-hyun Park, Young-gun Ko, Chang-bong Oh, Hee-sung Kang, Sang-jin Lee
-
Patent number: 7045406Abstract: A method forms a gate stack for a semiconductor device with a desired work function of the gate electrode. The work function is adjusted by changing the overall electronegativity of the gate electrode material in the region that determines the work function of the gate electrode during the gate electrode deposition. The gate stack is deposited by an atomic layer deposition type process and the overall electronegativity of the gate electrode is tuned by introducing at least one pulse of an additional precursor to selected deposition cycles of the gate electrode. The tuning of the work function of the gate electrode can be done not only by introducing additional material into the gate electrode, but also by utilizing the effects of a graded mode deposition and thickness variations of the lower gate part of the gate electrode in combination with the effects that the incorporation of the additional material pulses offers.Type: GrantFiled: May 5, 2003Date of Patent: May 16, 2006Assignee: ASM International, N.V.Inventors: Hannu Huotari, Suvi Haukka, Marko Tuominen
-
Patent number: 7041574Abstract: A method of forming a composite intermetal dielectric structure is provided. An initial intermetal dielectric structure is provided, which includes a first dielectric layer and two conducting lines. The two conducting lines are located in the first dielectric layer. A portion of the first dielectric layer is removed between the conducting lines to form a trench. The trench is filled with a second dielectric material. The second dielectric material is a low-k dielectric having a dielectric constant less than that of the first dielectric layer.Type: GrantFiled: July 19, 2004Date of Patent: May 9, 2006Assignee: Infineon Technologies AGInventors: Sun-Oo Kim, Markus Naujok, Andy Cowley
-
Patent number: 7041541Abstract: A method for producing a gate head which can be precisely scaled and for reducing parasitic capacities, for a semiconductor component comprising an at least approximately T-shaped electrode.Type: GrantFiled: April 16, 2003Date of Patent: May 9, 2006Assignee: United Monolithic Semiconductors GmbHInventor: Dag Behammer