Patents Examined by Theresa Doan
-
Patent number: 7368777Abstract: An accumulation-mode field effect transistor includes a plurality of gates and a semiconductor region having a channel region adjacent to but insulated from each of the plurality of gates. The semiconductor region further includes a conduction region wherein the channel regions and the conduction region are of a first conductivity type. The transistor further includes a drain terminal and a source terminal configured so that when the accumulation-mode field effect transistor is in the on state a current flows from the drain terminal to the source terminal through the conduction region and the channel regions. A number of charge balancing structures are integrated with the semiconductor region so as to extend parallel to the current flow. In a blocking state, the charge balancing structures influence an electric field in the conduction region so as to increase the blocking capability of the accumulation-mode field effect transistor.Type: GrantFiled: May 26, 2005Date of Patent: May 6, 2008Assignee: Fairchild Semiconductor CorporationInventor: Christopher Boguslaw Kocon
-
Patent number: 7312105Abstract: A leadframe of a leadless flip-chip package includes a plurality of inner leads, a non-conductive ink layer and a solder mask layer. The inner leads have a plurality of bump-connecting terminals, a plurality of outer terminals and a plurality of redistribution lead portions. A half-etched recession is formed on lower surfaces of the redistribution lead portions, and is filled with the non-conductive ink layer. The non-conductive ink layer fixes the redistribution lead portions onto the bump-connecting terminals. The solder mask layer is easily formed on the non-conductive ink layer and covers the inner leads.Type: GrantFiled: June 8, 2005Date of Patent: December 25, 2007Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Yao-Ting Huang, Chih-Huang Chang
-
Patent number: 7298008Abstract: Disclosed are a silicon control rectifier, a method of making the silicon control rectifier and the use of the silicon control rectifier as an electrostatic discharge protection device of an integrated circuit. The silicon control rectifier includes a silicon body formed in a silicon layer in direct physical contact with a buried oxide layer of a silicon-on-insulator substrate, a top surface of the silicon layer defining a horizontal plane; and an anode of the silicon control rectifier formed in a first region of the silicon body and a cathode of the silicon control rectifier formed in an opposite second region of the silicon body, wherein a path of current flow between the anode and the cathode is only in a single horizontal direction parallel to the horizontal plane.Type: GrantFiled: January 20, 2006Date of Patent: November 20, 2007Assignee: International Business Machines CorporationInventors: Robert J. Gauthier, Jr., Junjun Li, Souvick Mitra, Mahmoud A. Mousa, Christopher Stephen Putnam
-
Patent number: 7298004Abstract: The memory cell array comprises a plurality of parallel fins provided as bitlines arranged at a distance of down to about 40 nm from one another and having a lateral dimension of less than about 30 nm, subdivided into pairs of adjacent first and second fins. A charge-trapping memory layer sequence is arranged on the fins. Wordlines are arranged across the fins, and source/drain regions are located in the fins between the wordlines and at the ends of the fins. There are preferably self-aligned contact areas of the source/drain regions at the ends of the fins, each contact area being common to the fins of one of said pairs. Select transistors and select lines are provided for the first and second fins individually to enable a separate addressing of the memory cells.Type: GrantFiled: November 30, 2004Date of Patent: November 20, 2007Assignee: Infineon Technologies AGInventors: Michael Specht, Wolfgang Roesner, Franz Hofmann
-
Patent number: 7294542Abstract: To reduce electric current concentration and electric field concentration in junction parts even in the case of miniaturization, and to achieve triggering at low voltage, an ESD protection apparatus is installed between an input terminal of a semiconductor integrated circuit chip and a CMOS transistor. The ESD protection apparatus includes a trigger element having diodes which are broken down by overvoltage applied to the input terminal and an ESD protection element including vertical bipolar transistors for discharging the accumulated electric charge of the input terminal by being electrically discharged owing to the breakdown of the diodes.Type: GrantFiled: May 30, 2006Date of Patent: November 13, 2007Assignee: NEC Electronics CorporationInventor: Mototsugu Okushima
-
Patent number: 7288827Abstract: A self-aligned oxide mask is formed utilizing differential oxidation rates of different materials. The self-aligned oxide mask is formed on a CVD grown base NPN base layer which compromises single crystal Si (or Si/SiGe) at active area and polycrystal Si (or Si/SiGe) on the field. The self-aligned mask is fabricated by taking advantage of the fact that poly Si (or Si/SiGe) oxidizes faster than single crystal Si (or Si/SiGe). An oxide film is formed over both the poly Si (or Si/siGe) and the single crystal Si (or Si/siGe) by using an thermal oxidation process to form a thick oxidation layer over the poly Si (or Si/siGe) and a thin oxidation layer over the single crystal Si (or Si/siGe), followed by a controlled oxide etch to remove the thin oxidation layer over the single crystal Si (or Si/siGe) while leaving the self-aligned oxide mask layer over the poly Si (or Si/siGe). A raised extrinsic base is then formed following the self-aligned mask formation.Type: GrantFiled: October 20, 2004Date of Patent: October 30, 2007Assignee: International Business Machines CorporationInventors: Huajie Chen, Kathryn T. Schonenberg, Gregory G. Freeman, Andreas D. Stricker, Jae-Sung Rieh
-
Patent number: 7282386Abstract: A Schottky device having a plurality of unit cells, each having a Schottky contact portion, surrounded by a termination structure that causes depletion regions to form in a vertical and horizontal direction, relative to a surface of the device, during a reverse bias voltage condition.Type: GrantFiled: April 29, 2005Date of Patent: October 16, 2007Assignee: Freescale Semiconductor, Inc.Inventors: Vishnu K. Khemka, Vijay Parthasarathy, Ronghua Zhu, Amitava Bose
-
Patent number: 7282399Abstract: In a method for forming a silicon-on-insulator FET providing a contact to be given a fixed potential to a substrate, substrate-biasing between an SOI transistor and the silicon substrate is performed via a plug. As a result, the contact hole for the substrate-biasing does not need to pass through an insulating layer, a silicon layer, and an interlayer insulating layer. Therefore, the interlayer insulating layer can be made to have shallow depth. Ions can be implanted to the surface of the substrate via the contact hole for substrate biasing. As a result, contact holes for substrate-biasing can be formed without the contact holes for substrate-biasing causing an opening fault.Type: GrantFiled: December 20, 2005Date of Patent: October 16, 2007Assignee: Oki Electric Industry Co., Ltd.Inventor: Akira Takahashi
-
Patent number: 7282774Abstract: A semiconductor device comprising a semiconductor substrate, a gate dielectrics formed on the semiconductor substrate and including a silicon oxide film containing a metallic element, the silicon oxide film containing the metallic element including a first region near a lower surface thereof, a second region near an upper surface thereof, and a third region between the first and second regions, the metallic element contained in the silicon oxide film having a density distribution in a thickness direction of the silicon oxide film, a peak of the density distribution existing in the third region, and an electrode formed on the gate dielectrics.Type: GrantFiled: June 28, 2006Date of Patent: October 16, 2007Assignee: Kabushiki Kaisha ToshibaInventors: Kazuhiro Eguchi, Seiji Inumiya, Yoshitaka Tsunashima
-
Patent number: 7279791Abstract: Provides a semiconductor that enables to suppress deformation of the opening portions due to thermal expansion and contraction and to improve production yield and reliability wiring, and a method of fabricating the same. A first conductive layer and a second conductive layer are formed on a substrate. An insulation film is formed on upper surfaces of the first and second conductive layers and has a plurality of first opening portions to expose either the first or second conductive layer and a plurality of second opening portions to expose neither the first nor the second conductive layer. The second opening portions are formed between the first opening portions. A third conductive layer formed on an upper surface of the insulation film and has an electrical connection between the first and second conductive layers through the first opening portions.Type: GrantFiled: April 14, 2004Date of Patent: October 9, 2007Assignee: Sony CorporationInventor: Keishi Inoue
-
Patent number: 7279789Abstract: A thermally enhanced three-dimensional (3D) package is disclosed. The package includes a heat sink having an opening and a stiffener ring inside the opening. The stiffener ring has a first surface and a second surface. A first substrate of a first package is disposed inside the opening and secured to the first surface of the stiffener ring. A second substrate of a second chip package is secured to the second surface of the stiffener ring. The first substrate is connected to the second substrate through a plurality of solder balls. The heat generated in the first chip package and the second chip package is dissipated by the heat sink. The first chip package and the second chip package are fixed by the stiffener ring to eliminate warpage of the first chip package and the second chip package, thereby assuring the electrical transmission of the product.Type: GrantFiled: December 7, 2005Date of Patent: October 9, 2007Assignee: Advanced Semiconductor Engineering, Inc.Inventor: Ming-Hsiang Cheng
-
Patent number: 7276425Abstract: A semiconductor device (2) includes a semiconductor substrate (12) having a surface (13) formed with a first recessed region (20). A first dielectric material (60) is deposited in the first recessed region and formed with a second recessed region (76), and a second dielectric material (100) is grown over the first dielectric material to seal the second recessed region.Type: GrantFiled: November 25, 2005Date of Patent: October 2, 2007Assignee: Semiconductor Components Industries, L.L.C.Inventors: Guy E. Averett, Keith G. Kamekona, Sudhama C. Shastri, Weizhong Cai, Gordon L. Bratten, Bladimiro Ruiz, Jr.
-
Patent number: 7276404Abstract: SRAM cells having landing pads in contact with upper and lower cell gate patterns, and methods of forming the same are provided. The SRAM cells and the methods remove the influence resulting from structural characteristics of the SRAM cells having vertically stacked upper and lower gate patterns, for stably connecting the patterns on the overall surface of the semiconductor substrate. An isolation layer isolating at least one lower active region is formed in a semiconductor substrate of the cell array region. The lower active region has two lower cell gate patterns. A body pattern is disposed in parallel with the semiconductor substrate. The body pattern is formed to confine an upper active region, which has upper cell gate patterns on the lower cell gate patterns. A landing pad is disposed between the lower cell gate patterns. A node pattern is formed to simultaneously contact the upper cell gate pattern and the lower cell gate pattern.Type: GrantFiled: October 30, 2006Date of Patent: October 2, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Jin Kim, Soon-Moon Jung, Won-Seok Cho, Jae-Hoon Jang, Kun-Ho Kwak, Jong-Hyuk Kim, Jae-Joo Shim
-
Patent number: 7276419Abstract: A semiconductor device may include first, second, and third semiconductor layers. The first and third layers may have a first dopant type, and the second layer may have a second dopant type. A first region within the third semiconductor layer may have the second dopant type. A second region between the first region and the second semiconductor layer may have the first dopant type. A third region above the second region may have the first dopant type. A fourth semiconductor region adjacent to the third region may have a first concentration of the second dopant type. A source contact region may have a second concentration of the second dopant type adjacent to the third semiconductor region and adjacent to the fourth semiconductor region. The second concentration may be higher than the first concentration.Type: GrantFiled: October 31, 2005Date of Patent: October 2, 2007Assignee: Freescale Semiconductor, Inc.Inventors: Vishnu Khemka, John M. Pigott, Ronghua Zhu, Amitava Bose, Randall C. Gray, Jeffrey J. Braun
-
Patent number: 7271031Abstract: A device for electrically interconnecting one or more semiconductor devices to provide for flexibility in wiring and preventing long or shorted leads and methods for fabricating and using same. The device has a substrate with a plurality of substantially concentric electrically-conductive paths, each of the plurality of electrically-conductive paths being electrically isolated from each other and formed on a first surface of the substrate. At least one of the plurality of electrically-conductive paths is arranged concentrically so as to substantially span a width of the first surface of the substrate. A plurality of bonding pads is electrically coupled to each of the electrically-conductive paths. The plurality of bonding pads is coupled to one of the electrically-conductive paths and is electrically isolated from bonding pads located on any other electrically-conductive path. The entire interconnect device may be mounted in a standard leadframe product.Type: GrantFiled: May 30, 2006Date of Patent: September 18, 2007Assignee: Atmel CorporationInventors: Ken M. Lam, Julius A. Kovats
-
Patent number: 7268381Abstract: The upper capacitor electrode of the trench capacitor is connected to an epitaxially grown source/drain region of the select transistor by a tubular, monocrystalline Si contact-making region. The gate electrode layer has an oval peripheral contour around the transistor, the oval peripheral contours of the gate electrode layers of memory cells arranged in a row along a word line forming overlap regions in order to increase the packing density.Type: GrantFiled: July 12, 2002Date of Patent: September 11, 2007Assignee: Infineon Technologies AGInventors: Albert Birner, Matthias Goldbach, Till Schlösser
-
Patent number: 7265443Abstract: A semiconductor device has a semiconductor chip with a periphery and an IC organized in a core portion and a peripheral portion. The IC has a top level of interconnecting metal traces (510) from the peripheral portion to the core portion; the traces are covered by an insulating overcoat (520) which has peripheral windows to expose bond pads. The circuit further has at least one level of metal lines (511) on top of the insulating overcoat; the lines lead from the chip periphery towards the chip core, wherein each line (511) is substantially parallel to one of the traces (510) underneath the insulating overcoat and vertically aligned therewith. After assembling the chip onto a leadframe with segments (504), bonding wires (502) connect the bond pads (510a) and the metal lines (511a) with the segments.Type: GrantFiled: April 29, 2005Date of Patent: September 4, 2007Assignee: Texas Instruments IncorporatedInventors: Howard R. Test, Michael A. Lamson
-
Patent number: 7265022Abstract: A method of fabricating a semiconductor device, includes depositing, on a semiconductor substrate, a gate insulating film, a polycrystalline or amorphous silicon film, a silicon nitride film and a silicon oxide film sequentially, patterning a resist for forming a plurality of trenches on an upper surface of the substrate so as to have opening widths differing from each other, etching the silicon oxide film and the silicon nitride film formed on the substrate by an reactive ion etching (RIE) process with the resist serving as a mask, and etching the polycrystalline or amorphous silicon film, the gate insulating film and the substrate by the RIE process with the etched silicon oxide film and silicon nitride film serving as a mask using reactive plasma including a halogen gas, fluorocarbon gas, Ar and O2, thereby simultaneously forming the trenches with opening widths differing from each other.Type: GrantFiled: March 23, 2005Date of Patent: September 4, 2007Assignee: Kabushiki Kaisha ToshibaInventors: Katsuya Ito, Hiroaki Tsunoda, Takanori Matsumoto
-
Patent number: 7262069Abstract: An integrated circuit device includes a magnetic random access memory (“MRAM”) architecture and at least one inductance element formed on the same substrate using the same fabrication process technology. The inductance element, which may be an inductor or a transformer, is formed at the same metal layer (or layers) as the program lines of the MRAM architecture. Any available metal layer in addition to the program line layers can be added to the inductance element to enhance its efficiency. The concurrent fabrication of the MRAM architecture and the inductance element facilitates an efficient and cost effective use of the physical space available over active circuit blocks of the substrate, resulting in three-dimensional integration.Type: GrantFiled: June 7, 2005Date of Patent: August 28, 2007Assignee: Freescale Semiconductor, Inc.Inventors: Young Sir Chung, Robert W. Baird, Mark A. Durlam, Bradley N. Engel
-
Patent number: 7259447Abstract: Disclosed herein is a flip-chip type nitride semiconductor light emitting diode. The light emitting diode comprises an n-type nitride semiconductor layer formed on a transparent substrate and having a substantially rectangular upper surface, an n-side electrode which comprises at least one bonding pad adjacent to at least one corner of the upper surface of the n-type nitride semiconductor layer, extended electrodes formed in a band from the bonding pad along four sides of the upper surface of the n-type nitride semiconductor layer and one or more fingers extended in a diagonal direction of the upper surface from the bonding pad and/or the extended electrodes, an active layer and a p-type nitride semiconductor layer sequentially stacked on a region of the n-type nitride semiconductor layer where the n-side electrode is not formed, and a highly reflective ohmic contact layer formed on the p-type nitride semiconductor layer.Type: GrantFiled: June 13, 2005Date of Patent: August 21, 2007Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Moon Heon Kong, Yong Chun Kim, Jae Hoon Lee, Hyung Ky Back