Patents Examined by Thinh T Nguyen
-
Patent number: 11973083Abstract: A method of making an integrated circuit includes surrounding a first bias pad with dielectric material of a buried oxide layer. The method includes adding dopants to a layer of semiconductor material over the first bias pad. The method includes depositing a gate dielectric and a gate electrode over a top surface of the layer of semiconductor material. The method includes etching the gate dielectric and the gate electrode to isolate a gate electrode over the layer of semiconductor material. The method includes depositing an inter layer dielectric (ILD) material over the gate electrode and the layer of semiconductor material. The method includes etching at least one bias contact opening down to the first bias pad. The method includes filling the at least one bias contact opening with a bias contact material. The method includes electrically connecting at least one bias contact to an interconnect structure of the semiconductor device.Type: GrantFiled: May 10, 2022Date of Patent: April 30, 2024Assignees: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., TSMC CHINA COMPANY, LIMITEDInventors: Jian Wu, Feng Han, Shuai Zhang
-
Patent number: 11967569Abstract: A method includes attaching a first portion of a preformed metal micro-wire to a multilayer structure. The preformed metal micro-wire has a diameter of 10 microns or less. The method also includes attaching a second portion of the preformed metal micro-wire to the multilayer structure.Type: GrantFiled: December 17, 2021Date of Patent: April 23, 2024Assignee: Texas Instruments IncorporatedInventors: Michael Lee Dawson, Edward J. Pryor, III, Jeffrey L. Large, Mary Coles
-
Patent number: 11961912Abstract: The present application provides a semiconductor device and the method of making the same. The method includes recessing a fin extending from a substrate, forming a base epitaxial feature on the recessed fin, forming a bar-like epitaxial feature on the base epitaxial feature, and forming a conformal epitaxial feature on the bar-like epitaxial feature. The forming of the bar-like epitaxial feature includes in-situ doping the bar-like epitaxial feature with an n-type dopant at a first doping concentration. The forming of the conformal epitaxial feature includes in-situ doping the conformal epitaxial feature with a second doping concentration greater than the first doping concentration.Type: GrantFiled: June 6, 2022Date of Patent: April 16, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chun-An Lin, Wei-Yuan Lu, Feng-Cheng Yang, Tzu-Ching Lin, Li-Li Su
-
Patent number: 11961788Abstract: A semiconductor device includes: a semiconductor substrate having opposing first side and second sides; an active region and an isolation region on the first side; a circuit device on the active region; a front side interconnection structure on the first side and including front side interconnection layers disposed on different levels; first and second back side interconnection structures below the second side; a buried structure having a portion disposed in the isolation region and including a conductive line; a first through-electrode structure including a first through-electrode contacting the conductive line and penetrating the semiconductor substrate between the conductive line and the first back side interconnection structure; and a second through-electrode structure including a second through-electrode penetrating the semiconductor substrate between a first front side interconnection layer and the second back side interconnection structure.Type: GrantFiled: March 30, 2022Date of Patent: April 16, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyoukyung Cho, Hojin Lee, Kwangjin Moon
-
Patent number: 11955426Abstract: A microelectronics package comprising a substrate, the substrate comprising a dielectric and at least first and second conductor level within the dielectric, where the first and second conductor levels are separated by at least one dielectric layer. The microelectronics package comprises an inductor structure that comprises a magnetic core. The magnetic core is at least partially embedded within the dielectric. The inductor structure comprises a first trace in the first conductor level, a second trace in the second conductor level, and a via interconnect connecting the first and second traces. The first trace and the second trace extend at least partially within the magnetic core.Type: GrantFiled: June 13, 2022Date of Patent: April 9, 2024Assignee: Intel CorporationInventors: Huong Do, Kaladhar Radhakrishnan, Krishna Bharath, Yikang Deng, Amruthavalli P. Alur
-
Patent number: 11955375Abstract: A composite structure, intended for a planar co-integration of electronic components of different functions, the composite structure including from its base towards its surface: a support substrate made of a first material, the support substrate including cavities each opening into an upper face of the support substrate, the cavities being filled with at least one composite material consisting of a matrix of a crosslinked preceramic polymer, the matrix being charged with inorganic particles; and a thin film made of a second material, the thin film being bonded to the upper face of the support substrate and to the composite material.Type: GrantFiled: April 18, 2022Date of Patent: April 9, 2024Assignee: COMMISSARIAT À L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Marilyne Roumanie, Christelle Navone, Lamine Benaissa
-
Patent number: 11955555Abstract: A field effect transistor (FET) includes an active region including a source region, a drain region, and a channel region. The channel region is under a gate and situated between the source region and the drain region. A field region is next to the active region. The channel region has an interface with the field region. The gate has a wide outer gate segment proximate to the interface and a narrow inner gate segment distant from the interface. The wide outer gate segment produces an outer channel length greater than an inner channel length that is produced from the narrow inner gate segment, thereby reducing a leakage current of the FET during an OFF state.Type: GrantFiled: June 6, 2022Date of Patent: April 9, 2024Assignee: Newport Fab, LLCInventors: Rula Badarneh, Roda Kanawati, Kurt Moen, Paul D. Hurwitz
-
Patent number: 11949003Abstract: A collector layer, a base layer, and an emitter layer that are disposed on a substrate form a bipolar transistor. An emitter electrode is in ohmic contact with the emitter layer. The emitter layer has a shape that is long in one direction in plan view. A difference in dimension with respect to a longitudinal direction of the emitter layer between the emitter layer and an ohmic contact interface at which the emitter layer and the emitter electrode are in ohmic contact with each other is larger than a difference in dimension with respect to a width direction of the emitter layer between the emitter layer and the ohmic contact interface.Type: GrantFiled: April 6, 2022Date of Patent: April 2, 2024Assignee: Murata Manufacturing Co., Ltd.Inventors: Yasunari Umemoto, Isao Obu, Kaoru Ideno, Shigeki Koya
-
Patent number: 11950488Abstract: This organic EL device (100) has a substrate (1), a drive circuit layer (2), a first inorganic protective layer (2Pa), an organic planarizing layer (2Pb), an organic EL element layer (3), and a TFE structure (10). The TFE structure has a first inorganic barrier layer (12), an organic barrier layer (14), and a second inorganic barrier layer (16). When viewed from a normal line of the substrate, the organic planarizing layer is formed within a region where the first inorganic protective layer is formed, while an organic EL element is disposed within a region where the organic planarizing layer is formed. The TFE structure has an exterior edge which intersects with a lead-out line (32) and which is situated between an exterior edge of the organic planarizing layer and an exterior edge of the first inorganic protective layer.Type: GrantFiled: April 20, 2018Date of Patent: April 2, 2024Assignee: SAKAI DISPLAY PRODUCTS CORPORATIONInventors: Katsuhiko Kishimoto, Yozo Narutaki
-
Patent number: 11948841Abstract: A method includes forming a dummy gate stack over a semiconductor region of a wafer, and depositing a gate spacer layer using Atomic Layer Deposition (ALD) on a sidewall of the dummy gate stack. The depositing the gate spacer layer includes performing an ALD cycle to form a dielectric atomic layer. The ALD cycle includes introducing silylated methyl to the wafer, purging the silylated methyl, introducing ammonia to the wafer, and purging the ammonia.Type: GrantFiled: April 21, 2022Date of Patent: April 2, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wan-Yi Kao, Chung-Chi Ko
-
Patent number: 11942480Abstract: A semiconductor device includes: a substrate; a first buried insulation layer disposed on the substrate; a first well which is disposed on the first buried insulation layer in a first region defined by a first element separation film, and includes a first portion extending along an upper surface of the first buried insulation layer, and a second portion extending from the first portion in a direction from the substrate toward the first buried insulation layer; a second buried insulation layer disposed on the first portion of the first well; a first semiconductor film disposed on the second buried insulation layer; a first transistor on the first semiconductor film; and a second element separation film which separates the second buried insulation layer and the first semiconductor film from the second portion of the first well, on the first portion of the first well, wherein an upper surface of the second portion of the first well is placed on the same plane as an upper surface of the first element separation fType: GrantFiled: February 10, 2022Date of Patent: March 26, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Il Min Lee, Hoon-Sung Choi
-
Patent number: 11942359Abstract: Forming an integrated circuit, for example by first, concurrently forming a first front end of line (FEOL) layer having a first thickness and a surface contacting or facing a semiconductor substrate frontside and a second FEOL layer, having a second thickness and including a same material as the first FEOL layer and having a surface contacting or facing a semiconductor substrate backside, and second, processing the second FEOL layer to reduce the second thickness.Type: GrantFiled: November 30, 2021Date of Patent: March 26, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Abbas Ali, Christopher Scott Whitesell, Brian K. Kirkpatrick, Byron Joseph Palla
-
Patent number: 11942414Abstract: Integrated circuits (ICs), including capacitors and inductors, employing directly coupled metal lines between vertically-adjacent interconnect layers for reduced coupling resistance, and related fabrication methods. By directly coupled, it is meant that there is not an intermediate vertical interconnect access (via) layer with a via(s) interconnecting the metal lines in vertically-adjacent interconnect layers. An overlying and underlying metal line in respective and vertically-adjacent overlying and underlying interconnect layers are directly coupled to each other without the need for an intermediate via layer. For example, directly coupled metal in adjacent interconnect layers of IC can reduce contact resistance between the metal lines and reduce the overall height of the IC.Type: GrantFiled: September 17, 2021Date of Patent: March 26, 2024Assignee: QUALCOMM IncorporatedInventors: John Jianhong Zhu, Junjing Bao, Giridhar Nallapati
-
Patent number: 11942545Abstract: A semiconductor device of an embodiment includes a substrate, a first electrode, a second electrode, the first electrode provided between the substrate and the second electrode, the oxide semiconductor layer in contact with the first electrode, an oxide semiconductor layer between the first electrode and the second electrode, the oxide semiconductor layer contains Zn and at least one first element selected from In, Ga, Si, Al, and Sn; a conductive layer between the oxide semiconductor layer and the second electrode, the conductive layer in contact with the second electrode, the conductive layer contains O and at least one second element selected from the group consisting of In, Ga, Si, Al, Sn, Zn, and Ti, a gate electrode; and a gate insulating layer between the oxide semiconductor layer and the gate electrode.Type: GrantFiled: July 27, 2022Date of Patent: March 26, 2024Assignee: Kioxia CorporationInventors: Yuta Sato, Tomomasa Ueda, Nobuyoshi Saito, Keiji Ikeda
-
Patent number: 11935895Abstract: A semiconductor device structure includes a first MOSFET device disposed at a first region of a semiconductor substrate, the first MOSFET device comprises a bulk semiconductor layer contacting the semiconductor substrate, and the bulk semiconductor layer has a first height, a first gate structure disposed over the bulk semiconductor layer, and first S/D regions disposed in the bulk semiconductor layer on opposite sides of the first gate structure; a second MOSFET device disposed at a second region of the semiconductor substrate, the second MOSFET device comprises a semiconductor layer disposed over the semiconductor substrate, and the semiconductor layer has a second height different than the first height, a second gate structure disposed over the semiconductor layer, and second S/D regions disposed in the semiconductor layer on opposite sides of the second gate structure; an insulator between and in contact with the semiconductor substrate and semiconductor layer; and a spacer layer isolating the first and sType: GrantFiled: January 25, 2022Date of Patent: March 19, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Gulbagh Singh, Tsung-Han Tsai
-
Patent number: 11929399Abstract: Integrated structures include (among other components) a deep well structure having a first impurity, well rows contacting the deep well structure and having a second impurity, a well contact ring enclosing the well rows within an enclosed area, a transistor layer on the well rows, transistors within the transistor layer, and at least one ring-enclosed contact contacting the deep well structure. The ring-enclosed contact is positioned within the enclosed area. Such structures further include a well contact connection contacting the well contact ring and the ring-enclosed contact.Type: GrantFiled: March 7, 2022Date of Patent: March 12, 2024Assignee: GlobalFoundries U.S. Inc.Inventors: Navneet K. Jain, Mahbub Rashed
-
Patent number: 11916104Abstract: A semiconductor device may include a first active component region (20) and a second active region (22) extending flat along a first lateral direction (L1) and a second lateral direction (L2) deviating from said first lateral direction. The semiconductor device may include a trench isolation structure (10, 10?) that electrically isolates the first active component region (20) from the second active region (22) along the first lateral direction (L1) and comprises at least one electrically conductive sidewall (14, 14?, 14?); said trench isolation structure (10) having a continuously extending insulating trench isolation base wall (30) and a plurality of spaced apart trench isolation portions (32a, 32b) with electrically conductive sidewall portions (14a, 14b) therebetween. The plurality of trench isolation portions (32a, 32b) and the electrically conductive sidewall portions (14a, 14b) are spaced (a, b) from the base wall (30).Type: GrantFiled: June 1, 2022Date of Patent: February 27, 2024Assignee: X-FAB Semiconductor Foundries GmbHInventor: Ralf Lerner
-
Patent number: 11908884Abstract: An inductive device includes an insulating layer, a lower magnetic layer, and an upper magnetic layer that are formed such that the insulating layer does not separate the lower magnetic layer and the upper magnetic layer at the outer edges or wings of the inductive device. The lower magnetic layer and the upper magnetic layer form a continuous magnetic layer around the insulating layer and the conductors of the inductive device. Magnetic leakage paths are provided by forming openings through the upper magnetic layer. The openings may be formed through the upper magnetic layer by semiconductor processes that have relatively higher precision and accuracy compared to semiconductor processes for forming the insulating layer such as spin coating. This reduces magnetic leakage path variation within the inductive device and from inductive device to inductive device.Type: GrantFiled: April 7, 2022Date of Patent: February 20, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wei-Yu Chou, Yang-Che Chen, Chen-Hua Lin, Victor Chiang Liang, Huang-Wen Tseng, Chwen-Ming Liu
-
Patent number: 11908769Abstract: Example superlattice structures and methods for thermoelectric devices are provided. An example structure may include a plurality of superlattice periods. Each superlattice period may include a first material layer disposed adjacent to a second material layer. For each superlattice period, the first material layer may be formed of a first material and the second material layer may be formed of a second material. The plurality of superlattice periods may include a first superlattice period and a second superlattice period. A thickness of a first material layer of the first superlattice period may be different than a thickness of a first material layer of the second superlattice period.Type: GrantFiled: December 23, 2020Date of Patent: February 20, 2024Assignee: The Johns Hopkins UniversityInventors: Rama Venkatasubramanian, Jonathan M. Pierce, Geza Dezsi
-
Patent number: 11897884Abstract: This invention is directed to an aromatic material based free-standing film, a hybrid of organic crystalline materials and inorganic carbon nanomaterials, process of preparation and uses thereof. The film, which comprises a fibrous organic nanocrystals of an aromatic material, is mechanically and thermally stable. This film is optionally reinforced by hybridization with a reinforcement material, such as carbon nanotube, carbon material, a polysaccharide, a nanoclay a metal, metal alloy, or an organic polymer. The hybrid film of organic nanocrystals and carbon nanotubes (ONC/CNT) has high conductivity and high thermal stability. The films or hybrids of this invention are used as microfiltration membranes for various materials, in electrodes or perovskite solar cells.Type: GrantFiled: June 13, 2018Date of Patent: February 13, 2024Assignee: YEDA RESEARCH AND DEVELOPMENT CO. LTD.Inventors: Boris Rybtchinski, Haim Weissman, Tamar Wolf, Angelica Elkan, Sounak Dutta, Raja Bhaskar Kanth Siram