Patents Examined by Victor A. Mandala, Jr.
-
Patent number: 7405452Abstract: A semiconductor device includes a field shield region that is doped opposite to the conductivity of the substrate and is bounded laterally by dielectric sidewall spacers and from below by a PN junction. For example, in a trench-gated MOSFET the field shield region may be located beneath the trench and may be electrically connected to the source region. When the MOSFET is reverse-biased, depletion regions extend from the dielectric sidewall spacers into the “drift” region, shielding the gate oxide from high electric fields and increasing the avalanche breakdown voltage of the device. This permits the drift region to be more heavily doped and reduces the on-resistance of the device. It also allows the use of a thin, 20 ? gate oxide for a power MOSFET that is to be switched with a 1V signal applied to its gate while being able to block over 30V applied across its drain and source electrodes, for example.Type: GrantFiled: February 2, 2004Date of Patent: July 29, 2008Inventor: Hamza Yilmaz
-
Patent number: 7399993Abstract: A display unit and method of fabricating same are provided. The display unit includes a plurality of organic electroluminescent devices, each including an organic layer portion including at least a hole-transport layer and a luminescent layer which are stacked each other, and two electrodes sandwiching the organic layer portion. The luminescent layers of the individual organic electroluminescent devices have different thicknesses. The luminescent layer in each organic electroluminescent device contains an organic material having substantially the same HOMO level as that of a hole-transporting material constituting the hole-transport layer, the content of the organic material being set according to the thickness of the luminescent layer.Type: GrantFiled: September 12, 2006Date of Patent: July 15, 2008Assignee: Sony CorporationInventor: Eisuke Matsuda
-
Patent number: 7397100Abstract: An image sensor for minimizing a dark level defect is disclosed. The image sensor includes an isolation layer formed on a substrate. A field region and an active region are defined on the substrate by the isolation layer. A photodiode is formed in the image sensor in such a structure that a first region is formed below a surface of the substrate in the active region and a second region is formed under the first region. A first conductive type impurity is implanted into the first region and a second conductive type impurity is implanted into the second region. A dark current suppressor is formed on side and bottom surfaces of the isolation layer adjacent to the first region, and the dark current suppressor is doped with the second conductive type impurity. The dark current suppressor suppresses the dark current to minimize the dark level defect caused by the dark current.Type: GrantFiled: August 2, 2005Date of Patent: July 8, 2008Assignee: Samsung Electronics Co., Ltd.Inventor: Sang-Il Jung
-
Patent number: 7396702Abstract: Ball grid array packages that can be stacked to form highly dense components and the method for stacking ball grid arrays are disclosed. The ball grid array packages comprise flexible or rigid substrates. The ball grid array packages additionally comprise an arrangement for the substantial matching of impedance for the circuits connected to the semiconductor devices.Type: GrantFiled: October 31, 2005Date of Patent: July 8, 2008Assignee: Micron Technology, Inc.Inventors: David J. Corisis, Walter L. Moden, Leonard E. Mess, Larry D. Kinsman
-
Patent number: 7397103Abstract: Disclosed herein are novel damage detection circuitries implemented on the periphery of a semiconductor device. The circuitries disclosed herein enable the easy identification of cracks and deformation, and other types of damage that commonly occur during test and assembly processes of semiconductor devices.Type: GrantFiled: September 28, 2005Date of Patent: July 8, 2008Assignee: Agere Systems, Inc.Inventors: Vance D. Archer, Daniel P. Chesire, Seung H. Kang, Taeho Kook, Sailesh M. Merchant
-
Patent number: 7397080Abstract: A non-volatile memory including at least a substrate, a memory cell and source/drain regions is provided. The memory cell is disposed on the substrate and includes at least a first memory unit and a second memory unit. Wherein, the first memory unit, from the substrate up, includes a floating gate and a first control gate. The second memory unit is disposed on a sidewall of the first memory unit and includes a charge trapping layer and a second control gate. The two source/drain regions are disposed in the substrate at both sides of the memory cell.Type: GrantFiled: December 15, 2005Date of Patent: July 8, 2008Assignee: Powerchip Semiconductor Corp.Inventors: Wei-Zhe Wong, Ching-Sung Yang
-
Patent number: 7397120Abstract: In one embodiment, a semiconductor package structure includes a plurality of upright clips having ends with mounting surfaces for vertically mounting the package to a next level of assembly. A semiconductor chip is interposed between the upright clips together with one or more spacers.Type: GrantFiled: December 20, 2005Date of Patent: July 8, 2008Assignee: Semiconductor Components Industries, L.L.C.Inventors: Stephen St. Germain, Francis J. Carney, Bruce Alan Huling
-
Patent number: 7394141Abstract: A substrate for a solid-state image pickup element, comprising: an n-type silicon substrate; and an n-type epitaxial growth layer formed on a surface of the n-type silicon substrate, wherein the substrate is configured to form a solid-state image pickup element in the n-type epitaxial growth layer, the solid-state image pickup element comprising: a photoelectric converting section; and a charge transferring section having charge transfer electrodes which transfer charges produced in the photoelectric converting section, and the n-type silicon substrate has a specific resistance of 10/1,000 ?cm or less.Type: GrantFiled: December 20, 2005Date of Patent: July 1, 2008Assignee: Fujifilm CorporationInventors: Fumitoshi Toyokawa, Haru Okawa, Eiichi Okamoto
-
Patent number: 7394114Abstract: A laser diode includes a first n-cladding layer disposed on and lattice-matched to an n-semiconductor substrate, wherein the first n-cladding layer is n-AlGaInP or n-GaInP; a second n-cladding layer of n-AlGaAs supported by the first n-cladding layer; and an inserted layer disposed between the first n-cladding layer and the second n-cladding layer, wherein the inserted layer includes the same elements as the first n-cladding layer, the inserted layer has the same composition ratios of Al and Ga (and P) as the first n-cladding layer, and the inserted layer contains a lower composition ratio of In than the first n-cladding layer.Type: GrantFiled: October 17, 2006Date of Patent: July 1, 2008Assignee: Mitsubishi Electric CorporationInventors: Yoshihiko Hanamaki, Kenichi Ono, Masayoshi Takemi, Makoto Takada
-
Patent number: 7391095Abstract: In a PMOS transistor, the source-drain region is divided into four parts along the gate width and has an arrangement of four independent source regions and an arrangement of four independent drain regions. A partial trench isolation insulating film is arranged in contact with the whole of the opposed surfaces between the four source regions in such a manner that the channel region formed under the gate electrode is divided across the channel length. A body-tied region containing N-type impurities relatively high in concentration is arranged in contact with the side surface of the source region opposite to the gate electrode, and the potential of the body region is fixed through the well region from the body-tied region.Type: GrantFiled: November 2, 2006Date of Patent: June 24, 2008Assignee: Renesas Technology Corp.Inventors: Tetsuya Watanabe, Takashi Ipposhi
-
Patent number: 7388245Abstract: A semiconductor device, which is characterized by that two or more island-shaped semiconductor layers including first and second island-shaped semiconductor layers are formed on the same substrate, at least the first island-shaped semiconductor layer has steps in its side wall so that sectional area of a cross section parallel to the surface of the substrate varies stepwise with respect to height in the vertical direction, the second island-shaped semiconductor layer is different from the first island-shaped semiconductor layer with respect to the presence/absence of a step in the side wall or the number of steps, and each of the first and second island-shaped semiconductor layers provides an element on a stair part of the side wall divided by the steps or on the side wall having no steps.Type: GrantFiled: March 7, 2005Date of Patent: June 17, 2008Assignees: Sharp Kabushiki KaishaInventors: Fujio Masuoka, Takashi Yokoyama, Takuji Tanigami, Shinji Horii
-
Patent number: 7388236Abstract: Field effect transistors having a power density of greater than 40 W/mm when operated at a frequency of at least 4 GHz are provided. The power density of at least 40 W/mm may be provided at a drain voltage of 135 V. Transistors with greater than 60% PAE and a power density of at least 5 W/mm when operated at 10 GHz at drain biases from 28 V to 48 V are also provided.Type: GrantFiled: March 29, 2006Date of Patent: June 17, 2008Assignee: Cree, Inc.Inventors: Yifeng Wu, Primit Parikh, Umesh Mishra, Marcia Moore
-
Patent number: 7385270Abstract: A solid-state imaging device achieving a global shutter of images and its manufacturing method are disclosed. According to one aspect of the present invention, it is provided a solid-state imaging device comprising an optical signal storage region provided in a semiconductor substrate, a signal detecting region provided in the semiconductor substrate apart from the optical signal storage region, a transistor electrically connecting the optical signal storage region with the signal detecting region, a wiring connected with the signal detecting region, and a light shielding film provided in close proximity to the signal detecting region and over the signal detecting region.Type: GrantFiled: December 19, 2005Date of Patent: June 10, 2008Assignee: Kabushiki Kaisha ToshibaInventor: Hisanori Ihara
-
Patent number: 7385237Abstract: Fin FET semiconductor devices are provided which include a substrate, an active pattern that protrudes vertically from the substrate and that extends laterally in a first direction, a device isolation layer which has a top surface that is lower than a top surface of the active pattern, a gate structure on the substrate that extends laterally in a second direction to cover a portion of the active pattern and a conductive layer that is on at least portions of side surfaces of the active pattern that are adjacent a side portion of the gate structure. The conductive layer may comprise a semiconductor layer, and the semiconductor layer may be in electrical contact with a contact pad. In other embodiments, the conductive layer may comprise a contact pad.Type: GrantFiled: March 9, 2005Date of Patent: June 10, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Deok-Hyung Lee, In-Deog Bae, Byeong-Chan Lee, Jong-Wook Lee
-
Patent number: 7381603Abstract: In one embodiment, a lateral FET cell is formed in a body of semiconductor material. The lateral FET cell includes a super junction structure formed in a drift region between a drain contact and a body region. The super junction structure includes a plurality of spaced apart filled trenches having doped regions of opposite or alternating conductivity types surrounding the trenches.Type: GrantFiled: August 1, 2005Date of Patent: June 3, 2008Assignee: Semiconductor Components Industries, L.L.C.Inventors: Zia Hossain, Shanghui Larry Tu
-
Patent number: 7378713Abstract: Semiconductor devices with dual-metal gate structures and fabrication methods thereof. A semiconductor substrate with a first doped region and a second doped region separated by an insulation layer is provided. A first metal gate stack is formed on the first doped region, and a second metal gate stack is formed on the second doped region. A sealing layer is disposed on sidewalls of the first gate stack and the second gate stack. The first metal gate stack comprises an interfacial layer, a high-k dielectric layer on the interfacial layer, a first metal layer on the high-k dielectric layer, a metal insertion layer on the first metal layer, a second metal layer on the metal insertion layer, and a polysilicon layer on the second metal layer. The second metal gate stack comprises an interfacial layer, a high-k dielectric layer on the interfacial layer, a second metal layer on the high-k dielectric layer, and a polysilicon layer on the second metal layer.Type: GrantFiled: October 25, 2006Date of Patent: May 27, 2008Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Peng-Fu Hsu, Fong-Yu Yen, Yi-Shien Mor, Huan-Just Lin, Ying Jin, Hun-Jan Tao
-
Patent number: 7365415Abstract: A semiconductor device has a mounting substrate and a semiconductor package mounted on the mounting substrate. The mounting substrate has a substrate body, input/output line conductors on the upper surface of the substrate body, a front-face grounding conductor on the upper surface of the substrate body, spaced from the input/output line conductors, and a lower surface grounding conductor formed on the lower surface of the substrate body and electrically connected to the front-face grounding conductor. The semiconductor package has input/output terminals electrically connected to end portions of the input/output line conductors, a grounding terminal electrically connected to the front-face grounding conductor, and a semiconductor element die-bonded on the grounding terminal and electrically connected to the input/output terminals.Type: GrantFiled: October 10, 2006Date of Patent: April 29, 2008Assignee: Mitsubishi Electric CorporationInventor: Kenichiro Chomei
-
Patent number: 7365372Abstract: The present invention is to provide a semiconductor device including: a semiconductor layer that has a first-conductivity-type region, a second-conductivity-type region, a first-conductivity-type region, and a second-conductivity-type region that are adjacent to each other in that order; first and second electrodes that are connected to the first-conductivity-type region and the second-conductivity-type region, respectively, at both ends of the semiconductor layer; and a gate electrode that is coupled to the second-conductivity-type region or the first-conductivity-type region in an intermediate area of the semiconductor layer, the gate electrode being provided over a plurality of faces of a semiconductor layer portion serving as the second-conductivity-type region or the first-conductivity-type region in the intermediate area.Type: GrantFiled: July 10, 2006Date of Patent: April 29, 2008Assignee: Sony CorporationInventor: Taro Sugizaki
-
Patent number: 7358566Abstract: A first main electrode is provided on one surface thereof. On the other surface thereof, a second semiconductor layer of the first conduction type and a third semiconductor layer of the second conduction type are arranged alternately along the surface. A fourth semiconductor layer of the second conduction type and a fifth semiconductor layer of the first conduction type are stacked on the surfaces of the second and third semiconductor layers. The semiconductor device further comprises a control electrode formed in a trench with an insulator interposed therebetween. The trench passes through the fourth and fifth semiconductor layers and reaches the second semiconductor layer. A sixth semiconductor layer of the first conduction type is diffused from the bottom of the trench. A second main electrode is connected to the fourth and fifth semiconductor layers.Type: GrantFiled: June 30, 2006Date of Patent: April 15, 2008Assignee: Kabushiki Kaisha ToshibaInventor: Akio Nakagawa
-
Patent number: 7358592Abstract: A semiconductor integrated circuit device having a metal thin-film resistance includes a lower insulation film formed over a semiconductor substrate via another lawyer, a metal interconnection pattern formed on the lower insulation film, an underlying insulation film formed on the lower insulation film and the metal interconnection pattern, and a contact hole formed in said underlying insulation film on the metal interconnection pattern, wherein the metal thin-film resistance is formed so as to extend from a top surface of the underlying insulation film to the contact hole in electrical contact with the metal interconnection pattern in the contact hole, at least a part of constituting elements of the semiconductor integrated circuit other than the metal thin-film resistance is disposed in a region underneath the metal thin-film resistance.Type: GrantFiled: March 2, 2005Date of Patent: April 15, 2008Assignee: Ricoh Company, Ltd.Inventor: Tohru Ueno