Patents Examined by Xiaoming Liu
-
Patent number: 11978798Abstract: Provided is a ferroelectric semiconductor device including a source and a drain having different polarities. The ferroelectric semiconductor may include a ferroelectric including zirconium oxide (ZrO2), hafnium oxide (HfO2), and/or hafnium-zirconium oxide (HfxZr1-xO, 0<x<1). The semiconductor device may have memory-like characteristics.Type: GrantFiled: November 1, 2021Date of Patent: May 7, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Seunggeol Nam, Jinseong Heo, Sangwook Kim, Hagyoul Bae, Taehwan Moon, Yunseong Lee
-
Patent number: 11974432Abstract: According to one embodiment, a semiconductor storage device includes a plurality of electrode films on a substrate, spaced from one another in a first direction. A charge storage film is provided on a side face the electrode films via a first insulating film. A semiconductor film is provided on a side face of the charge storage film via a second insulating film. The charge storage film includes a plurality of insulator regions contacting the first insulating film, a plurality of semiconductor or conductor regions provided between the insulator regions and another insulator region.Type: GrantFiled: August 26, 2021Date of Patent: April 30, 2024Assignee: Kioxia CorporationInventors: Hiroyuki Yamashita, Yuta Saito, Keiichi Sawa, Kazuhiro Matsuo, Yuta Kamiya, Shinji Mori, Kota Takahashi, Junichi Kaneyama, Tomoki Ishimaru, Kenichiro Toratani, Ha Hoang, Shouji Honda, Takafumi Ochiai
-
Patent number: 11974428Abstract: Provided are a memory device and a method of manufacturing the same. The memory device includes: a stack structure; a first source/drain region and a second source/drain region located in a substrate beside the stack structure; a first self-aligned contact connected to the first source/drain region; a second self-aligned contact connected to the second source/drain region; a first liner structure located between the first self-aligned contact and a first sidewall of the stack structure; and a second liner structure located between the second self-aligned contact and a second sidewall of the stack structure. The first liner structure and the second liner structure are not connected and do not cover the stack structure.Type: GrantFiled: December 29, 2021Date of Patent: April 30, 2024Assignee: Winbond Electronics Corp.Inventors: Che-Fu Chuang, Yao-Ting Tsai, Hsiu-Han Liao
-
Patent number: 11968829Abstract: A method includes recessing an upper surface of a substrate in first and second areas relative to a third area, forming a first conductive layer in the first area, forming a second conductive layer in the three areas, selectively removing the first and second conductive layers in the first area, while maintaining the second conductive layer in the second and third areas, leaving pairs of stack structures in the first area respectively having a control gate of the second conductive layer and a floating gate of the first conductive layer, forming a third conductive layer in the three areas, recessing the upper surface of the third conductive layer below tops of the stack structures and removing the third conductive layer from the second and third areas, removing the second conductive layer from the second and third areas, and forming blocks of metal material in the second and third areas.Type: GrantFiled: June 7, 2022Date of Patent: April 23, 2024Assignee: SILICON STORAGE TECHNOLOGY, INC.Inventors: Zhuoqiang Jia, Leo Xing, Xian Liu, Serguei Jourba, Nhan Do
-
Patent number: 11968906Abstract: A method for fabricating a semiconductor device includes the steps of: forming a first inter-metal dielectric (IMD) layer on a substrate; forming a contact hole in the first IMD layer; forming a bottom electrode layer in the contact hole; forming a magnetic tunneling junction (MTJ) stack on the bottom electrode layer; and removing the MTJ stack and the bottom electrode layer to form a MTJ on a bottom electrode. Preferably, the bottom electrode protrudes above a top surface of the first IMD layer.Type: GrantFiled: May 25, 2020Date of Patent: April 23, 2024Assignee: UNITED MICROELECTRONICS CORP.Inventors: Jin-Yan Chiou, Wei-Chuan Tsai, Hsin-Fu Huang, Yen-Tsai Yi, Hsiang-Wen Ke
-
Patent number: 11967490Abstract: There is provided a substrate processing apparatus that includes a process chamber in which at least one substrate is processed; a gas supplier configured to supply a gas; and a buffer structure. The buffer structure includes at least two plasma generation regions in which gas is converted into plasma by a pair of electrodes connected to a high-frequency power supply and an electrode to be grounded, a first gas supply port that supplies a gas generated in a first plasma generation region among the at least two plasma generation regions, and a second gas supply port that supplies a gas generated in a second plasma generation region among the at least two plasma generation regions.Type: GrantFiled: September 23, 2022Date of Patent: April 23, 2024Assignee: KOKUSAI ELECTRIC CORPORATIONInventors: Akihiro Sato, Tsuyoshi Takeda, Yukitomo Hirochi
-
Patent number: 11955529Abstract: A semiconductor device includes a substrate and a gate structure disposed over the substrate. The gate structure includes gate electrode layers and interlayer insulation structures that are alternately stacked with each other. The semiconductor device includes a dielectric structure disposed over the substrate to contact a sidewall surface of the gate structure, and a channel layer disposed on a sidewall surface of the dielectric structure over the substrate. Each of the interlayer insulation structure includes an insulation layer and a metal-organic framework layer that are disposed on the same plane.Type: GrantFiled: December 6, 2021Date of Patent: April 9, 2024Assignee: SK HYNIX INC.Inventors: Won Tae Koo, Jae Hyun Han
-
Patent number: 11955524Abstract: The present application discloses a semi-floating gate device. A floating gate structure covers a selected area of a first well region and is used to form a conductive channel. The floating gate structure further covers a surface of a lightly doped drain region, and a floating gate material layer and the lightly doped drain region contact at a dielectric layer window to form a PN structure. A source region is self-aligned with a first side surface of the floating gate structure. A first control gate is superposed on a top of the floating gate structure. A second control gate is disposed on a surface of the lightly doped drain region between the drain region and a second side surface of the floating gate structure. The first control gate and the second control gate are isolated by an inter-gate dielectric layer.Type: GrantFiled: May 31, 2022Date of Patent: April 9, 2024Assignee: Shanghai Huali Integrated Circuit CorporationInventors: Heng Liu, Jianghua Leng, Zhigang Yang, Tianpeng Guan
-
Patent number: 11929289Abstract: In a semiconductor device, a first active area, a second active area, and a third active area are formed on a substrate. A first gate electrode is formed on the first active area, a second gate electrode is formed on the second active area, and a third gate electrode is formed on the third active area. The first gate electrode has a first P-work-function metal layer, a first capping layer, a first N-work-function metal layer, a first barrier metal layer, and a first conductive layer. The second gate electrode has a second capping layer, a second N-work-function metal layer, a second barrier metal layer, and a second conductive layer. The third gate electrode has a second P-work-function metal layer, a third capping layer, a third N-work-function metal layer, and a third barrier metal layer. The third gate electrode does not have the first and second conductive layers.Type: GrantFiled: October 3, 2022Date of Patent: March 12, 2024Assignee: Samsung Electronics Co., Ltd.Inventor: Juyoun Kim
-
Patent number: 11908953Abstract: A manufacturing method of a memory device are provided. The method includes following steps. A gate stacking structure is formed over a substrate. A first insulating layer, a second insulating layer and a mask material layer are sequentially formed over the substrate to cover the gate stacking structure. An ion implantation process is performed on the mask material layer to form a doped portion in the mask material layer. The doped portion caps on a top portion of the gate stacking structure. A first patterning process is performed on the mask material layer using the doped portion as a shadow mask to remove a bottom portion of the mask material layer extending along a surface of the substrate. A second patterning process is performed to remove the doped portion of the mask material layer and an exposed bottom portion of the second insulating layer surrounding the gate stacking structure.Type: GrantFiled: December 15, 2022Date of Patent: February 20, 2024Assignee: Winbond Electronics Corp.Inventors: Che-Jui Hsu, Ying-Fu Tung, Chun-Sheng Lu, Kuo-Feng Huang, Yu-Chi Kuo, Wang-Ta Li
-
Patent number: 11910599Abstract: Embodiments of contact structures of a three-dimensional memory device and fabrication method thereof are disclosed. The three-dimensional memory structure includes a film stack disposed on a substrate, wherein the film stack includes a plurality of conductive and dielectric layer pairs, each conductive and dielectric layer pair having a conductive layer and a first dielectric layer. The three-dimensional memory structure also includes a staircase structure formed in the film stack, wherein the staircase structure includes a plurality of steps, each staircase step having two or more conductive and dielectric layer pairs. The three-dimensional memory structure further includes a plurality of coaxial contact structures formed in a first insulating layer over the staircase structure, wherein each coaxial contact structure includes one or more conductive and insulating ring pairs and a conductive core, each conductive and insulating ring pair having a conductive ring and an insulating ring.Type: GrantFiled: November 23, 2022Date of Patent: February 20, 2024Assignee: Yangtze Memory Technologies Co., Ltd.Inventors: Zhongwang Sun, Guangji Li, Kun Zhang, Ming Hu, Jiwei Cheng, Shijin Luo, Kun Bao, Zhiliang Xia
-
Patent number: 11908737Abstract: There is provided a technique that performs: (a) forming a first metal film by supplying a plurality of times a first metal-containing gas and a first reducing gas without being mixed with each other to a substrate having a concave portion in a surface of the substrate; and (b) forming a second metal film on the first metal film by supplying a plurality of times at least a second metal-containing gas and a second reducing gas different from the first reducing gas without being mixed with each other or by simultaneously supplying at least a second metal-containing gas and a second reducing gas different from the first reducing gas, to the substrate.Type: GrantFiled: June 16, 2022Date of Patent: February 20, 2024Assignee: KOKUSAI ELECTRIC CORPORATIONInventor: Arito Ogawa
-
Patent number: 11903189Abstract: Three-dimensional memories are provided. A three-dimensional memory includes a plurality of memory cells, a plurality of word lines, a plurality of bit lines and a plurality of source lines. The memory cells are divided into a plurality of groups, and the groups of memory cells are formed in respective levels stacked along a first direction. The word lines extend along a second direction, and the second direction is perpendicular to the first direction. Each of the bit lines includes a plurality of sub-bit lines formed in the respective levels. Each of the source lines includes a plurality of sub-source lines formed in respective levels. In each of the levels, the memory cells of the corresponding group are arranged in a plurality of columns, and the sub-bit lines and the sub-source lines are alternately arranged between two adjacent columns.Type: GrantFiled: July 9, 2020Date of Patent: February 13, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Bo-Feng Young, Sai-Hooi Yeong, Chih-Yu Chang, Han-Jong Chia, Chenchen Jacob Wang, Yu-Ming Lin
-
Patent number: 11901442Abstract: In a method of manufacturing a semiconductor device, a fin structure having a channel region protruding from an isolation insulating layer disposed over a semiconductor substrate is formed, a cleaning operation is performed, and an epitaxial semiconductor layer is formed over the channel region. The cleaning operation and the forming the epitaxial semiconductor layer are performed in a same chamber without breaking vacuum.Type: GrantFiled: July 27, 2022Date of Patent: February 13, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ya-Wen Chiu, Yi Che Chan, Lun-Kuang Tan, Zheng-Yang Pan, Cheng-Po Chau, Pin-Chu Liang, Hung-Yao Chen, De-Wei Yu, Yi-Cheng Li
-
Patent number: 11901425Abstract: A non-volatile memory device is provided. The non-volatile memory device includes a substrate having an active region, a source region, a drain region, and a floating gate. The source region and the drain region may be arranged in the active region, the drain region may be arranged adjacent to the source region. The source region and the drain region may define a channel region therebetween. The floating gate may be arranged over the active region, and may include a first section over the channel region, a plurality of second sections over the drain region, and a connecting section arranged between the first section and the plurality of second sections.Type: GrantFiled: August 31, 2021Date of Patent: February 13, 2024Assignee: GLOBALFOUNDRIES SINGAPORE PTE. LTD.Inventors: Shyue Seng Tan, Xinshu Cai, Eng Huat Toh
-
Patent number: 11901325Abstract: Provided is a multilayer substrate including laminated semiconductor substrates each having a penetrating hole (hereinafter referred to as through hole) having a plated film formed in the inner surface. The multilayer substrate has excellent conduction characteristics and can be manufactured at low cost. Conductive particles are selectively present at a position where the through holes face each other as viewed in a plan view of the multilayer substrate. The multilayer substrate has a connection structure in which the facing through holes are connected by the conductive particles, and the semiconductor substrates each having the through hole are bonded by an insulating adhesive.Type: GrantFiled: January 13, 2016Date of Patent: February 13, 2024Assignee: DEXERIALS CORPORATIONInventors: Seiichiro Shinohara, Yasushi Akutsu, Tomoyuki Ishimatsu
-
Patent number: 11901430Abstract: According to an embodiment, provided is a semiconductor device including: a first electrode; a second electrode; and a silicon carbide layer disposed between the first electrode and the second electrode, the silicon carbide layer including: a first silicon carbide region of an n-type; and a second silicon carbide region disposed between the first silicon carbide region and the first electrode, the second silicon carbide being in contact with the first electrode, and the second silicon carbide containing one oxygen atom bonding with four silicon atoms.Type: GrantFiled: November 16, 2022Date of Patent: February 13, 2024Assignee: KABUSHIKI KAISHA TOSHIBAInventor: Tatsuo Shimizu
-
Patent number: 11894306Abstract: A display device comprises a display panel substrate and a glass substrate over said display panel substrate, wherein said display panel substrate comprises multiple contact pads, a display area, a first boundary, a second boundary, a third boundary and a fourth boundary, wherein said display area comprises a first edge, a second edge, a third edge and a fourth edge, wherein said first boundary is parallel to said third boundary and said first and third edges, wherein said second boundary is parallel to said fourth boundary and said second and fourth edges, wherein a first least distance between said first boundary and said first edge, wherein a second least distance between said second boundary and said second edge, a third least distance between said third boundary and said third edge, a fourth distance between said fourth boundary and said fourth edge, and wherein said first, second, third and fourth least distances are smaller than 100 micrometers, and wherein said glass substrate comprising multiple metaType: GrantFiled: November 12, 2022Date of Patent: February 6, 2024Inventor: Ping-Jung Yang
-
Patent number: 11894461Abstract: A semiconductor device includes a semiconductor substrate, an interfacial layer formed on the semiconductor substrate, a high-k dielectric layer formed on the interfacial layer, and a conductive gate electrode layer formed on the high-k dielectric layer. At least one of the high-k dielectric layer and the interfacial layer is doped with: a first dopant species, a second dopant species, and a third dopant species. The first dopant species and the second dopant species form a plurality of first dipole elements having a first polarity. The third dopant species forms a plurality of second dipole elements having a second polarity, and the first and second polarities are opposite.Type: GrantFiled: November 29, 2021Date of Patent: February 6, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsiang-Pi Chang, Yen-Tien Tung, Dawei Heh, Chung-Liang Cheng, I-Ming Chang, Yao-Sheng Huang, Tzer-Min Shen, Huang-Lin Chao
-
Patent number: 11888074Abstract: A flash memory device and method of making the same are disclosed. The flash memory device is located on a substrate and includes a floating gate electrode, a tunnel dielectric layer located between the substrate and the floating gate electrode, a smaller length control gate electrode and a control gate dielectric layer located between the floating gate electrode and the smaller length control gate electrode. The length of a major axis of the smaller length control gate electrode is less than a length of a major axis of the floating gate electrode.Type: GrantFiled: July 19, 2022Date of Patent: January 30, 2024Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Yu-Chu Lin, Chi-Chung Jen, Yi-Ling Liu, Wen-Chih Chiang, Keng-Ying Liao, Huai-Jen Tung