Patents Examined by Yu-Hsi D Sun
-
Patent number: 11973079Abstract: Various embodiments of the present disclosure are directed towards a method for forming a semiconductor structure. The method includes forming a stack of semiconductor layers comprising a plurality of first semiconductor layers and a plurality of second semiconductor layers over a semiconductor substrate. A first stack of masking layers is formed over the stack of semiconductor layers with a first width and a second stack of masking layers is formed laterally offset from the stack of semiconductor layers with a second width less than the first width. A patterning process is performed on the semiconductor substrate and the stack of semiconductor layers, thereby defining a first fin structure laterally adjacent to a second fin structure. The first fin structure has the first width and the second fin structure has the second width. The stack of semiconductor layers directly overlies the first fin structure and has the first width.Type: GrantFiled: May 19, 2022Date of Patent: April 30, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Chao Chou, Chih-Hao Wang, Shi Ning Ju, Kuo-Cheng Chiang, Wen-Ting Lan
-
Patent number: 11967632Abstract: A method used in forming a memory array comprising strings of memory cells comprises forming a conductor tier comprising conductor material on a substrate. A stack is formed comprising vertically-alternating first tiers and second tiers above the conductor tier. The stack comprises laterally-spaced memory-block regions having horizontally-elongated trenches there-between. Channel-material strings extend through the first tiers and the second tiers. Material of the first tiers is of different composition from that of the second tiers. A lowest of the first tiers is thicker than the first tiers there-above. The first-tier material is isotropically etched selectively relative to the second-tier material to form void-space in the first tiers. Conducting material is deposited into the trenches and into the void-space in the first tiers. The conducting material fills the void-space in the first tiers that are above the lowest first tier.Type: GrantFiled: August 18, 2021Date of Patent: April 23, 2024Inventor: John D. Hopkins
-
Patent number: 11961778Abstract: A semiconductor device package includes a substrate having a top planar surface and a first semiconductor die electrically connected to the top planar surface of the substrate. The first semiconductor die and substrate define a tunnel and a first molding compound encapsulates the first semiconductor die and fills the tunnel. A second molding compound that is separate and distinct from the first molding compound is mounted on a top surface of the first molding compound. The first molding, when in a flowable state, has a viscosity that is lower than a viscosity of the second molding compound when it is in a flowable state.Type: GrantFiled: September 27, 2021Date of Patent: April 16, 2024Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Shenghua Huang, Yangming Liu, Bo Yang, Ning Ye
-
Patent number: 11955435Abstract: A semiconductor package includes a semiconductor die and an encapsulant layer. A mark is formed on a surface of the encapsulant layer. A damage barrier layer is disposed between the mark and the semiconductor die. The damage barrier layer blocks the propagation of laser light used to form the mark from reaching the semiconductor die.Type: GrantFiled: December 29, 2021Date of Patent: April 9, 2024Assignee: SK hynix Inc.Inventor: Ki Yong Lee
-
Patent number: 11956987Abstract: The present application discloses a display panel and a preparation method thereof, and a display device. The display panel includes a base substrate, and has a display area, a peripheral area surrounding the display area, a hole area located at the display area, and an isolation area located between the hole area and the display area. The display area includes an electroluminescent device located on the base substrate, and a packaging structure for sealing the electroluminescent device, the packaging structure includes an inorganic packaging layer and an organic packaging layer alternately stacked, and the inorganic packaging layer extends to the hole area. The isolation area includes an organic layer located on the inorganic packaging layer.Type: GrantFiled: March 29, 2021Date of Patent: April 9, 2024Assignees: Chongqing BOE Display Technology Co., Ltd., BOE Technology Group Co., Ltd.Inventors: Qiang Zhang, Xiaoge Wang, Jiabin Cui
-
Patent number: 11948859Abstract: An element module includes a cooler, a plurality of elements, and a conductive member. The cooler includes a first element disposition portion and a second element disposition portion which are provided on both sides in a predetermined direction. The plurality of elements are disposed in each of the first element disposition portion and the second element disposition portion. The conductive member is disposed in a space portion of the cooler. The space portion penetrates the cooler between the plurality of elements in each of the first element disposition portion and the second element disposition portion. The space portion allows the first element disposition portion and the second element disposition portion to communicate with each other. The conductive member is connected to the element of the first element disposition portion and the element of the second element disposition portion.Type: GrantFiled: December 5, 2019Date of Patent: April 2, 2024Assignee: TOSHIBA MITSUBISHI-ELECTRIC INDUSTRIAL SYSTEMS CORPORATIONInventors: Takayuki Furuya, Akira Kagami
-
Patent number: 11942455Abstract: Stacked semiconductor dies for semiconductor device assemblies and associated methods and systems are disclosed. In some embodiments, the semiconductor die assembly includes a substrate with a first opening in an inner portion and a second opening in an outer portion of the substrate. Further, the semiconductor die assembly can include a master die attached to a front side of the substrate, where the master die includes a first bond pad proximate to the first opening and a second bond pad proximate to the second opening. The first and second bond pads of the master die can be coupled with first and second substrate bond pads on a back side of the substrate, opposite to the front side, using first and second bonding wires extending through the first and second openings, respectively.Type: GrantFiled: May 11, 2022Date of Patent: March 26, 2024Assignee: Micron Technology, Inc.Inventors: Yeongbeom Ko, Youngik Kwon, Jong Sik Paek, Jungbae Lee
-
Patent number: 11942392Abstract: An IC device includes first and second resistors. The first resistor includes first and second metal segments extending in a first direction in a first metal layer, and a third metal segment extending in a second direction in a second metal layer, and electrically connecting the first and second metal segments. The second resistor includes fourth and fifth metal segments extending in the first direction in the first metal layer, and a sixth metal segment extending in the second direction in a third metal layer, and electrically connecting the fourth and fifth metal segments. The fourth and fifth metal segment have a width greater than a width of the first and second metal segments, the fourth metal segment is between the first and second metal segments and separated from the first metal segment by a distance, and a fourth and fifth metal segment separation is greater than the distance.Type: GrantFiled: January 24, 2022Date of Patent: March 26, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Jaw-Juinn Horng, Szu-Lin Liu, Wei-Lin Lai
-
Patent number: 11943922Abstract: A non-volatile memory includes a plurality of word lines connected to non-volatile memory cells, a plurality of driver lines configured to carry one or more word line voltages, and a plurality of word line switches that selectively connect the driver lines to the word lines. To more efficiently utilize space on the die, the word line switches are arranged in a plurality of three dimensional stacks such that each stack of the plurality of stacks comprises multiple word line switches vertically stacked.Type: GrantFiled: November 11, 2023Date of Patent: March 26, 2024Assignee: Western Digital Technologies, Inc.Inventors: Guangyuan Li, Qinghua Zhao, Sudarshan Narayanan, Yuji Totoki, Fumiaki Toyama
-
Patent number: 11942402Abstract: An isolator device includes a laminate die having a dielectric laminate material with a metal laminate layer on one side of the dielectric laminate material, the metal laminate layer being a patterned layer providing at least a first plate, including a dielectric layer over the first plate that includes an aperture exposing a portion of the first plate. An integrated circuit (IC) including a substrate having a semiconductor surface includes circuitry including a transmitter and/or a receiver, the IC including a top metal layer providing at least a second plate coupled to a node in the circuitry, with at least one passivation layer on the top metal layer. A non-conductive die attach (NCDA) material for attaching a side of the dielectric laminate material is opposite the metal laminate layer to the IC so that the first plate is at least partially over the second plate to provide a capacitor.Type: GrantFiled: February 23, 2022Date of Patent: March 26, 2024Assignee: Texas Instruments IncorporatedInventor: Thomas Dyer Bonifield
-
Patent number: 11935876Abstract: A light-emitting element ink, a display device, and a method of fabricating the display device are provided. The light-emitting element ink includes a light-emitting element solvent, light-emitting elements dispersed in the light-emitting element solvent, each of the light-emitting elements including a plurality of semiconductor layers and an insulating film that surrounds parts of outer surfaces of the semiconductor layers, and a surfactant dispersed in the light-emitting element solvent, the surfactant including a fluorine-based and/or a silicon-based surfactant.Type: GrantFiled: April 27, 2021Date of Patent: March 19, 2024Assignee: Samsung Display Co., Ltd.Inventors: Jun Bo Sim, Duk Ki Kim, Yong Hwi Kim, Hyo Jin Ko, Chang Hee Lee, Chan Woo Joo, Jae Kook Ha, Na Mi Hong
-
Patent number: 11929343Abstract: There is provided a novel Cu bonding wire that achieves a favorable FAB shape and achieve a favorable bond reliability of the 2nd bonding part even in a rigorous high-temperature environment. The bonding wire for semiconductor devices includes a core material of Cu or Cu alloy, and a coating layer having a total concentration of Pd and Ni of 90 atomic % or more formed on a surface of the core material. The bonding wire is characterized in that: in a concentration profile in a depth direction of the wire obtained by performing measurement using Auger electron spectroscopy (AES) so that the number of measurement points in the depth direction is 50 or more for the coating layer, a thickness of the coating layer is 10 nm or more and 130 nm or less, an average value X is 0.2 or more and 35.Type: GrantFiled: March 16, 2022Date of Patent: March 12, 2024Assignee: NIPPON MICROMETAL CORPORATIONInventors: Daizo Oda, Motoki Eto, Takashi Yamada, Teruo Haibara, Ryo Oishi
-
Patent number: 11929382Abstract: Photosensitive devices and associated methods are provided. In one aspect, for example, a photosensitive imager device can include a semiconductor layer having multiple doped regions forming a least one junction, a textured region coupled to the semiconductor layer and positioned to interact with electromagnetic radiation. The textured region can be formed from a series of shallow trench isolation features.Type: GrantFiled: July 7, 2021Date of Patent: March 12, 2024Assignee: SIONYX, INC.Inventors: Homayoon Haddad, Jutao Jiang
-
Patent number: 11923281Abstract: A semiconductor package includes a metallic pad and leads, a semiconductor die attached to the metallic pad, the semiconductor die including an active side with bond pads opposite the metallic pad, a wire bond extending from a respective bond pad of the semiconductor die to a respective lead of the leads, a heat spreader over the active side of the semiconductor die with a gap separating the active side of the semiconductor die from the heat spreader, an electrically insulating material within the gap and in contact with the active side of the semiconductor die and the heat spreader; and mold compound covering the semiconductor die and the wire bond, and partially covering the metallic pad and the heat spreader, with the metallic pad exposed on a first outer surface of the semiconductor package and with the heat spreader exposed on a second outer surface of the semiconductor package.Type: GrantFiled: April 12, 2022Date of Patent: March 5, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Anindya Poddar, Woochan Kim, Vivek Kishorechand Arora
-
Patent number: 11923263Abstract: A semiconductor device includes a substrate, a chip underlying the substrate, a chip overlying the substrate, and a dummy die overlying the substrate. A pattern of the dummy die includes a first interior sidewall and a second interior sidewall, and a stress relief material between the first interior sidewall and the second interior sidewall to form a dummy die stress balance pattern.Type: GrantFiled: June 29, 2021Date of Patent: March 5, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITEDInventor: Jen-Yuan Chang
-
Patent number: 11925023Abstract: A three-dimensional semiconductor device includes a stacked structure including a plurality of conductive layers stacked on a substrate, a distance along a first direction between sidewalls of an upper conductive layer and a lower conductive layer being smaller than a distance along a second direction between sidewalls of the upper conductive layer and the lower conductive layer, the first and second directions crossing each other and defining a plane parallel to a surface supporting the substrate, and vertical channel structures penetrating the stacked structure.Type: GrantFiled: April 22, 2022Date of Patent: March 5, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-Yong Park, Jintaek Park
-
Patent number: 11923258Abstract: An example includes: a substrate having a first package surface, having a second package surface opposite the first package surface, and having a die cavity with a depth extending into the first package surface; a semiconductor die having bond pads on a first die surface and having a second die surface opposite the first die surface, the semiconductor die having a die thickness, the second die surface of the semiconductor die mounted in the die cavity; a cover over a portion of the first die surface; conductors coupling the bond pads of the semiconductor die to bond fingers on the first package surface of the substrate; and dielectric material over the conductors, the bond fingers, the bond pads, at least a portion of the first semiconductor die and at least a portion of the cover, wherein the dielectric material extends above the first package surface of the substrate.Type: GrantFiled: September 8, 2021Date of Patent: March 5, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: William Robert Morrison, Bradley Morgan Haskett
-
Patent number: 11917820Abstract: A method for fabricating semiconductor device includes forming an alternating stack that includes a lower multi-layered stack and an upper multi-layered stack by alternately stacking a dielectric layer and a sacrificial layer over a substrate, forming a vertical trench that divides the upper multi-layered stack into dummy stacks, and forming an asymmetric stepped trench that is extended downward from the vertical trench to divide the lower multi-layered stack into a pad stack and a dummy pad stack, wherein forming the asymmetric stepped trench includes forming a first stepped sidewall that is defined at an edge of the pad stack, and forming a second stepped sidewall that is defined at an edge of the dummy pad stack and occupies less area than the first stepped sidewall.Type: GrantFiled: July 6, 2021Date of Patent: February 27, 2024Assignee: SK hynix Inc.Inventors: Eun-Ho Kim, Eun-Joo Jung, Jong-Hyun Yoo, Ki-Jun Yun, Sung-Hoon Lee
-
Patent number: 11908837Abstract: In a semiconductor device, a first interposer has a first main surface. A second interposer is disposed on the first main surface. The second interposer has a second main surface on a side opposite to the first interposer. A material of the second interposer is different from that of the first interposer. A first semiconductor chip has a first front surface. The first semiconductor chip is mounted on the second main surface through a plurality of bump electrodes with the first front surface facing the second main surface. The first semiconductor chip includes a volatile memory circuit. A second semiconductor chip is mounted on a plurality of electrode patterns disposed on the first main surface or the second main surface through a plurality of bonding wires. The second interposer overlaps the first semiconductor chip in a direction perpendicular to the first main surface.Type: GrantFiled: August 23, 2021Date of Patent: February 20, 2024Assignee: KIOXIA CORPORATIONInventor: Soichiro Ibaraki
-
Patent number: 11908824Abstract: The present invention relates to a semiconductor package in which a metal bridge, which is bent and has elasticity and a non-vertical structure, may protect a semiconductor chip in such a way that push-stress occurring while molding is relieved by being absorbed or dispersed by being diverted, a method of manufacturing the same, and the metal bridge applied to the semiconductor package.Type: GrantFiled: January 3, 2022Date of Patent: February 20, 2024Assignee: JMJ Korea Co., Ltd.Inventor: Yun Hwa Choi