Patents by Inventor Adam Waksman
Adam Waksman has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10599847Abstract: Disclosed are devices, systems, apparatus, methods, products, media and other implementations, including a method that includes triggering a beacon circuit combined with a hardware-based protection module, included within a hardware device, the hardware-based protection module configured to provide protection against malicious implementations within the hardware device, with the beacon circuit being configured to provide a beacon output when triggered. The method further includes determining based on the beacon output provided by the triggered beacon circuit whether the hardware device includes at least one malicious implementation.Type: GrantFiled: July 20, 2018Date of Patent: March 24, 2020Assignee: The Trustees of Columbia University in the City of New YorkInventors: Lakshminarasimhan Sethumadhavan, Adam Waksman
-
Publication number: 20190287121Abstract: Examples of the present disclosure describe systems and methods for visit detection. More particularly, the described systems and methods relate to improving venue coverage distribution as applied to visit detection models. In aspects, the visit detection system/model of a mobile device may predict that a user is visiting a supervenue based on a set of venue visit probabilities. The visit probability for the supervenue may be redistributed among the subvenues of the supervenue to create a subvenue visit probability distribution. Based on the probability redistribution, the visit detection system/model may predict speculatively that the user is visiting (or has checked into) a particular subvenue. Examples of the present disclosure further described an importance reweighting process may be used to correct the bias in data sets used to train/configure the visit detection system/model.Type: ApplicationFiled: March 19, 2019Publication date: September 19, 2019Inventors: Adam Waksman, Stephanie Yang, Enrique Cruz
-
Publication number: 20190213331Abstract: Disclosed are devices, systems, apparatus, methods, products, media and other implementations, including a method that includes triggering a beacon circuit combined with a hardware-based protection module, included within a hardware device, the hardware-based protection module configured to provide protection against malicious implementations within the hardware device, with the beacon circuit being configured to provide a beacon output when triggered. The method further includes determining based on the beacon output provided by the triggered beacon circuit whether the hardware device includes at least one malicious implementation.Type: ApplicationFiled: July 20, 2018Publication date: July 11, 2019Inventors: Lakshminarasimhan SETHUMADHAVAN, Adam WAKSMAN
-
Patent number: 10055587Abstract: Disclosed are devices, systems, apparatus, methods, products, media and other implementations, including a method that includes triggering a beacon circuit combined with a hardware-based protection module, included within a hardware device, the hardware-based protection module configured to provide protection against malicious implementations within the hardware device, with the beacon circuit being configured to provide a beacon output when triggered. The method further includes determining based on the beacon output provided by the triggered beacon circuit whether the hardware device includes at least one malicious implementation.Type: GrantFiled: December 19, 2014Date of Patent: August 21, 2018Assignee: The Trustees of Columbia University in the City of New YorkInventors: Lakshminarasimhan Sethumadhavan, Adam Waksman
-
Patent number: 9916449Abstract: Disclosed are devices, systems, apparatus, methods, products, media, and other implementations, including a method that includes computing for one or more inputs of a circuit associated metrics representative of degree of influence that values of each of the one or more inputs have on at least one output dependent on the one or more inputs, and determining based, at least in part, on the computed metrics associated with the one or more inputs of a more inputs whether the at least one output dependent on the one or more inputs is part of a potentially malicious implementation.Type: GrantFiled: November 12, 2013Date of Patent: March 13, 2018Assignee: The Trustees of Columbia University in the City of New YorkInventors: Lakshminarasimhan Sethumadhavan, Adam Waksman, Matthew Suozzo
-
Publication number: 20160314300Abstract: Disclosed are devices, systems, apparatus, methods, products, media and other implementations, including a method that includes triggering a beacon circuit combined with a hardware-based protection module, included within a hardware device, the hardware-based protection module configured to provide protection against malicious implementations within the hardware device, with the beacon circuit being configured to provide a beacon output when triggered. The method further includes determining based on the beacon output provided by the triggered beacon circuit whether the hardware device includes at least one malicious implementation.Type: ApplicationFiled: December 19, 2014Publication date: October 27, 2016Applicant: The Trustees of Columbia University in the City of New YorkInventors: Lakshminarasimhan SETHUMADHAVAN, Adam WAKSMAN
-
Patent number: 9325493Abstract: Methods for preventing activation of hardware backdoors installed in a digital circuit, the digital circuit comprising one or more hardware units to be protected. A timer is repeatedly initiated for a period less than a validation epoch, and the hardware units are reset upon expiration of the timer to prevent activation of a time-based backdoor. Data being sent to the hardware unit is encrypted in an encryption element to render it unrecognizable to a single-shot cheat code hardware backdoor present in the hardware unit. The instructions being sent to the hardware unit are reordered randomly or pseudo-randomly, with determined sequential restraints, using an reordering element, to render an activation instruction sequence embedded in the instructions unrecognizable to a sequence cheat code hardware backdoor present in the hardware unit.Type: GrantFiled: March 27, 2015Date of Patent: April 26, 2016Assignee: The Trustees of Columbia University in the City of New YorkInventors: Lakshminarasimhan Sethumadhavan, Adam Waksman
-
Publication number: 20160012228Abstract: Disclosed are devices, systems, apparatus, methods, products, media, and other implementations, including a method that includes computing for one or more inputs of a circuit associated metrics representative of degree of influence that values of each of the one or more inputs have on at least one output dependent on the one or more inputs, and determining based, at least in part, on the computed metrics associated with the one or more inputs of a more inputs whether the at least one output dependent on the one or more inputs is part of a potentially malicious implementation.Type: ApplicationFiled: November 12, 2013Publication date: January 14, 2016Applicants: The Trustees of Columbia University in the City of New YorkInventors: Lakshminarasimhan SETHUMADHAVAN, Adam WAKSMAN, Matthew SUOZZO
-
Publication number: 20150270952Abstract: Methods for preventing activation of hardware backdoors installed in a digital circuit, the digital circuit comprising one or more hardware units to be protected. A timer is repeatedly initiated for a period less than a validation epoch, and the hardware units are reset upon expiration of the timer to prevent activation of a time-based backdoor. Data being sent to the hardware unit is encrypted in an encryption element to render it unrecognizable to a single-shot cheat code hardware backdoor present in the hardware unit. The instructions being sent to the hardware unit are reordered randomly or pseudo-randomly, with determined sequential restraints, using an reordering element, to render an activation instruction sequence embedded in the instructions unrecognizable to a sequence cheat code hardware backdoor present in the hardware unit.Type: ApplicationFiled: March 27, 2015Publication date: September 24, 2015Applicant: The Trustees of Columbia University in the City of New YorkInventors: Lakshminarasimhan SETHUMADHAVAN, Adam WAKSMAN
-
Patent number: 9098700Abstract: Systems and methods for detecting design-level attacks against a digital circuit which includes various functional units. A target unit is selected from among the functional units for monitoring and a predictor unit is arranged to receive events before they reach the target unit. A reactor unit is selected from among the functional units of the digital circuit which are arranged to receive events after they pass through the target unit. A monitor unit is arranged to receive predicted event messages from the predictor unit and actual event messages from the reactor unit. The monitor unit is configured to indicate an alarm based on a comparison of the predicted event messages received from the predictor unit and the actual event messages received from the reactor unit.Type: GrantFiled: February 28, 2011Date of Patent: August 4, 2015Assignee: The Trustees of Columbia University in the City of New YorkInventors: Lakshminarasimhan Sethumadhavan, Adam Waksman
-
Patent number: 9037895Abstract: Methods for preventing activation of hardware backdoors installed in a digital circuit, the digital circuit comprising one or more hardware units to be protected. A timer is repeatedly initiated for a period less than a validation epoch, and the hardware units are reset upon expiration of the timer to prevent activation of a time-based backdoor. Data being sent to the hardware unit is encrypted in an encryption element to render it unrecognizable to a single-shot cheat code hardware backdoor present in the hardware unit. The instructions being sent to the hardware unit are reordered randomly or pseudo-randomly, with determined sequential restraints, using an reordering element, to render an activation instruction sequence embedded in the instructions unrecognizable to a sequence cheat code hardware backdoor present in the hardware unit.Type: GrantFiled: October 13, 2011Date of Patent: May 19, 2015Assignee: The Trustees of Columbia University in the City of New YorkInventors: Lakshminarasimhan Sethumadhavan, Adam Waksman
-
Publication number: 20130061322Abstract: Systems and methods for detecting design-level attacks against a digital circuit which includes various functional units. A target unit is selected from among the functional units for monitoring and a predictor unit is arranged to receive events before they reach the target unit. A reactor unit is selected from among the functional units of the digital circuit which are arranged to receive events after they pass through the target unit. A monitor unit is arranged to receive predicted event messages from the predictor unit and actual event messages from the reactor unit. The monitor unit is configured to indicate an alarm based on a comparison of the predicted event messages received from the predictor unit and the actual event messages received from the reactor unit.Type: ApplicationFiled: February 28, 2011Publication date: March 7, 2013Applicant: THE TRUSTEES OF COLUMBIA UNIVERSITY IN THE CITY OF NEW YORKInventors: Lakshminarasimhan Sethumadhavan, Adam Waksman
-
Publication number: 20120124393Abstract: Methods for preventing activation of hardware backdoors installed in a digital circuit, the digital circuit comprising one or more hardware units to be protected. A timer is repeatedly initiated for a period less than a validation epoch, and the hardware units are reset upon expiration of the timer to prevent activation of a time-based backdoor. Data being sent to the hardware unit is encrypted in an encryption element to render it unrecognizable to a single-shot cheat code hardware backdoor present in the hardware unit. The instructions being sent to the hardware unit are reordered randomly or pseudo-randomly, with determined sequential restraints, using an reordering element, to render an activation instruction sequence embedded in the instructions unrecognizable to a sequence cheat code hardware backdoor present in the hardware unit.Type: ApplicationFiled: October 13, 2011Publication date: May 17, 2012Applicant: The Trustees of Columbia University in the City of New YorkInventors: Lakshminarasimhan SETHUMADHAVAN, Adam Waksman