Patents by Inventor Adil Karrar
Adil Karrar has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20200341921Abstract: Embodiments of processors, methods, and systems for virtualizing interrupt prioritization and delivery are disclosed. In one embodiment, a processor includes instruction hardware and execution hardware. The instruction hardware is to receive a plurality of instructions, including a first instruction to transfer the processor from a root mode to a non-root mode for executing guest software in a virtual machine, wherein the processor is to return to the root mode upon the detection of any of a plurality of virtual machine exit events. The execution hardware is to execute the first instruction, execution of the first instruction to include determining a first virtual processor-priority value and storing the first virtual processor-priority value in a virtual copy of a processor-priority field, where the virtual copy of the processor-priority field is a virtual resource corresponding to a physical resource associated with an interrupt controller.Type: ApplicationFiled: May 14, 2020Publication date: October 29, 2020Applicant: Intel CorporationInventors: Gilbert Neiger, Rajesh Sankaran, Gideon Gerzon, Richard Uhlig, Sergiu Ghetie, Michael Neve de Mevergnies, Adil Karrar
-
Publication number: 20180129619Abstract: Embodiments of processors, methods, and systems for virtualizing interrupt prioritization and delivery are disclosed. In one embodiment, a processor includes instruction hardware and execution hardware. The instruction hardware is to receive a plurality of instructions, including a first instruction to transfer the processor from a root mode to a non-root mode for executing guest software in a virtual machine, wherein the processor is to return to the root mode upon the detection of any of a plurality of virtual machine exit events. The execution hardware is to execute the first instruction, execution of the first instruction to include determining a first virtual processor-priority value and storing the first virtual processor-priority value in a virtual copy of a processor-priority field, where the virtual copy of the processor-priority field is a virtual resource corresponding to a physical resource associated with an interrupt controller.Type: ApplicationFiled: January 9, 2018Publication date: May 10, 2018Inventors: Gilbert Neiger, Rajesh Sankaran, Gideon Gerzon, Richard Uhlig, Sergiu Ghetie, Michael Neve de Mevergnies, Adil Karrar
-
Patent number: 9331855Abstract: Described herein are an apparatus, system, and method for attribute identity control in a processor. The apparatus comprises a logic unit including a radio-frequency identification (RFID) tag comprising a non-volatile memory; and a processor operable to access the non-volatile memory, wherein the non-volatile memory for storing an attribute identity associated with a group of processors, the attribute identity being different from an identity of the processor.Type: GrantFiled: July 1, 2011Date of Patent: May 3, 2016Assignee: Intel CorporationInventors: David A. Brown, Adil Karrar, Michael Neve de Mevergnies, Sergiu D. Ghetie, Shahrokh Shahidzadeh
-
Patent number: 9092632Abstract: A method, apparatus, machine-readable medium, and system are disclosed. In one embodiment the method includes a processor. The processor includes switching a platform firmware update mechanism located in a computer platform to a platform firmware armoring technology (PFAT) mode on a boot of the computer platform. The computer platform includes a platform firmware storage location that stores a platform firmware. The method then persistently locks the platform firmware storage location in response to the platform firmware update mechanism switching to the PFAT mode. When persistently locked, writes are only allowed to the platform firmware storage location by an Authenticated Code Module in the running platform and only after a platform firmware update mechanism unlocking procedure.Type: GrantFiled: March 15, 2013Date of Patent: July 28, 2015Assignee: Intel CorporationInventors: Allen R. Wishman, Sergiu D. Ghetie, Michael Neve De Mevergnies, Ulhas S. Warrier, Adil Karrar, Douglas R. Moran, Kirk Brannock
-
Publication number: 20150058510Abstract: Embodiments of processors, methods, and systems for virtualizing interrupt prioritization and delivery are disclosed. In one embodiment, a processor includes instruction hardware and execution hardware. The instruction hardware is to receive a plurality of instructions, including a first instruction to transfer the processor from a root mode to a non-root mode for executing guest software in a virtual machine, wherein the processor is to return to the root mode upon the detection of any of a plurality of virtual machine exit events. The execution hardware is to execute the first instruction, execution of the first instruction to include determining a first virtual processor-priority value and storing the first virtual processor-priority value in a virtual copy of a processor-priority field, where the virtual copy of the processor-priority field is a virtual resource corresponding to a physical resource associated with an interrupt controller.Type: ApplicationFiled: November 12, 2014Publication date: February 26, 2015Inventors: Gilbert Neiger, Rajesh M. Sankaran, Gideon Gerzon, Richard A. Uhlig, Sergiu D. Ghetie, Michael Neve de Mevergnies, Adil Karrar
-
Patent number: 8910158Abstract: Embodiments of processors, methods, and systems for virtualizing interrupt prioritization and delivery are disclosed. In one embodiment, a processor includes instruction hardware and execution hardware. The instruction hardware is to receive a plurality of instructions, including a first instruction to transfer the processor from a root mode to a non-root mode for executing guest software in a virtual machine, wherein the processor is to return to the root mode upon the detection of any of a plurality of virtual machine exit events. The execution hardware is to execute the first instruction, execution of the first instruction to include determining a first virtual processor-priority value and storing the first virtual processor-priority value in a virtual copy of a processor-priority field, where the virtual copy of the processor-priority field is a virtual resource corresponding to a physical resource associated with an interrupt controller.Type: GrantFiled: December 14, 2011Date of Patent: December 9, 2014Assignee: Intel CorporationInventors: Gilbert Neiger, Rajesh M. Sankaran, Gideon Gerzon, Richard A. Uhlig, Sergiu D. Ghetie, Michael Neve de Mevergnies, Adil Karrar
-
Patent number: 8590040Abstract: Embodiments of the invention are directed towards logic and/or modules stored in processor secure storage to determine whether a first platform firmware image (e.g., basic input/output system (BIOS), device read-only memory (ROM), manageability engine firmware) loaded onto a processor cache is valid. The processor executes the first platform firmware image if it is determined to be valid. If the first platform image is determined to be invalid, a second platform firmware image is located. If this platform firmware image is determined to be valid, the processor will execute said second platform image. In some embodiments of the invention, the determination of whether the first platform firmware image is valid is based, at least in part, on verification of a digital signature associated with the first platform firmware image. The digital signature may be created, for example, from a private key, wherein the digital signature is verified via a public key.Type: GrantFiled: December 22, 2010Date of Patent: November 19, 2013Assignee: Intel CorporationInventors: Sergiu D. Ghetie, Shahrokh Shahidzadeh, Michael Neve de Mevergnies, Adil Karrar, Vincent J. Zimmer
-
Patent number: 8522322Abstract: A method, apparatus, method, machine-readable medium, and system are disclosed. In one embodiment the method includes is a processor. The processor includes switching a platform firmware update mechanism located in a computer platform to a platform firmware armoring technology (PFAT) mode on a boot of the computer platform. The computer platform includes a platform firmware storage location that stores a platform firmware. The method then persistently locks the platform firmware storage location in response to the platform firmware update mechanism switching to the PFAT mode. When persistently locked, writes are only allowed to the platform firmware storage location by an Authenticated Code Module in the running platform and only after a platform firmware update mechanism unlocking procedure.Type: GrantFiled: September 22, 2010Date of Patent: August 27, 2013Assignee: Intel CorporationInventors: Allen R. Wishman, Sergiu D. Ghetie, Michael Neve De Mevergnies, Ulhas S. Warrier, Adil Karrar, Douglas R. Moran, Kirk Brannock
-
Publication number: 20130219191Abstract: A method, apparatus, machine-readable medium, and system are disclosed. In one embodiment the method includes a processor. The processor includes switching a platform firmware update mechanism located in a computer platform to a platform firmware armoring technology (PFAT) mode on a boot of the computer platform. The computer platform includes a platform firmware storage location that stores a platform firmware. The method then persistently locks the platform firmware storage location in response to the platform firmware update mechanism switching to the PFAT mode. When persistently locked, writes are only allowed to the platform firmware storage location by an Authenticated Code Module in the running platform and only after a platform firmware update mechanism unlocking procedure.Type: ApplicationFiled: March 15, 2013Publication date: August 22, 2013Inventors: Allen R. Wishman, Sergiu D. Ghetie, Michael Neve De Mevergnies, Ulhas S. Warrier, Adil Karrar, Douglas R. Moran, Kirk Brannock
-
Publication number: 20130159579Abstract: Embodiments of processors, methods, and systems for virtualizing interrupt prioritization and delivery are disclosed. In one embodiment, a processor includes instruction hardware and execution hardware. The instruction hardware is to receive a plurality of instructions, including a first instruction to transfer the processor from a root mode to a non-root mode for executing guest software in a virtual machine, wherein the processor is to return to the root mode upon the detection of any of a plurality of virtual machine exit events. The execution hardware is to execute the first instruction, execution of the first instruction to include determining a first virtual processor-priority value and storing the first virtual processor-priority value in a virtual copy of a processor-priority field, where the virtual copy of the processor-priority field is a virtual resource corresponding to a physical resource associated with an interrupt controller.Type: ApplicationFiled: December 14, 2011Publication date: June 20, 2013Inventors: Gilbert Neiger, Rajesh M. Sankaran, Gideon Gerzon, Richard A. Uhlig, Sergiu D. Ghetie, Michael Neve de Mevergnies, Adil Karrar
-
Publication number: 20130002398Abstract: Described herein are an apparatus, system, and method for attribute identity control in a processor. The apparatus comprises a logic unit including a radio-frequency identification (RFID) tag comprising a non-volatile memory; and a processor operable to access the non-volatile memory, wherein the non-volatile memory for storing an attribute identity associated with a group of processors, the attribute identity being different from an identity of the processor.Type: ApplicationFiled: July 1, 2011Publication date: January 3, 2013Inventors: David A. Brown, Adil Karrar, Michael Neve de Mevergnies, Sergiu D. Ghetie, Shahrokh Shahidzadeh
-
Publication number: 20120167205Abstract: Embodiments of the invention are directed towards logic and/or modules stored in processor secure storage to determine whether a first platform firmware image (e.g., basic input/output system (BIOS), device read-only memory (ROM), manageability engine firmware) loaded onto a processor cache is valid. The processor executes the first platform firmware image if it is determined to be valid. If the first platform image is determined to be invalid, a second platform firmware image is located. If this platform firmware image is determined to be valid, the processor will execute said second platform image. In some embodiments of the invention, the determination of whether the first platform firmware image is valid is based, at least in part, on verification of a digital signature associated with the first platform firmware image. The digital signature may be created, for example, from a private key, wherein the digital signature is verified via a public key.Type: ApplicationFiled: December 22, 2010Publication date: June 28, 2012Inventors: Sergiu D. Ghetie, Shahrokh Shahidzadeh, Michael Neve de Mevergnies, Adil Karrar, Vincent J. Zimmer
-
Publication number: 20120072734Abstract: A method, apparatus, method, machine-readable medium, and system are disclosed. In one embodiment the method includes is a processor. The processor includes switching a platform firmware update mechanism located in a computer platform to a platform firmware armoring technology (PFAT) mode on a boot of the computer platform. The computer platform includes a platform firmware storage location that stores a platform firmware. The method then persistently locks the platform firmware storage location in response to the platform firmware update mechanism switching to the PFAT mode. When persistently locked, writes are only allowed to the platform firmware storage location by an Authenticated Code Module in the running platform and only after a platform firmware update mechanism unlocking procedure.Type: ApplicationFiled: September 22, 2010Publication date: March 22, 2012Inventors: Allen R. Wishman, Sergiu D. Ghetie, Michael Neve De Mevergnies, Ulhas S. Warrier, Adil Karrar, Douglas R. Moran, Kirk Brannock
-
Publication number: 20090089564Abstract: Embodiments of an invention to protection a branch instruction from side channel vulnerabilities are described. In one embodiment, a method includes receiving a request to modify the operation of a processor to protect against side channel attacks, and modifying branch prediction operation in response to the request.Type: ApplicationFiled: December 6, 2007Publication date: April 2, 2009Inventors: Ernie F. Brickell, Sergiu Ghetie, Shay Gueron, Adil Karrar, Francis X. McKeen