Patents by Inventor Ajit Sharma
Ajit Sharma has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20210083578Abstract: A system may include a power converter having a maximum allowable input power drawn from a power source, an energy storage element coupled to an output of the power converter at a top plate of the energy storage element, wherein the energy storage element is configured to store excess energy, and control circuity configured to, when an input power of the power converter exceeds the maximum allowable input power, cause excess energy stored in the energy storage element to be consumed by circuitry coupled to the output of the power converter, and in order to maintain positive voltage headroom for the circuitry coupled to the output of the power converter, selectively couple a bottom plate of the energy storage element to the power source such that excess energy stored by the circuitry coupled to the output of the power converter is consumed from the energy storage device when the input power of the power converter exceeds the maximum allowable input power.Type: ApplicationFiled: June 30, 2020Publication date: March 18, 2021Applicant: Cirrus Logic International Semiconductor Ltd.Inventors: Eric J. KING, Ajit SHARMA, Lingli ZHANG, Christian LARSEN, Graeme G. MACKAY
-
Patent number: 10872925Abstract: A CMOS integrated circuit includes a Hall sensor having a Hall plate formed in a first isolation layer which is formed concurrently with a second isolation layer under a MOS transistor. A first shallow well with a conductivity type opposite from the first isolation layer is formed over, and extending to, the Hall plate. The first shallow well is formed concurrently with a second shallow well under the MOS transistor. The Hall sensor may be a horizontal Hall sensor for sensing magnetic fields oriented perpendicular to the top surface of the substrate of the integrated circuit, or may be a vertical Hall sensor for sensing magnetic fields oriented parallel to the top surface of the substrate of the integrated circuit.Type: GrantFiled: June 26, 2019Date of Patent: December 22, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Keith Ryan Green, Rajni J. Aggarwal, Ajit Sharma
-
Publication number: 20190319068Abstract: A CMOS integrated circuit includes a Hall sensor having a Hall plate formed in a first isolation layer which is formed concurrently with a second isolation layer under a MOS transistor. A first shallow well with a conductivity type opposite from the first isolation layer is formed over, and extending to, the Hall plate. The first shallow well is formed concurrently with a second shallow well under the MOS transistor. The Hall sensor may be a horizontal Hall sensor for sensing magnetic fields oriented perpendicular to the top surface of the substrate of the integrated circuit, or may be a vertical Hall sensor for sensing magnetic fields oriented parallel to the top surface of the substrate of the integrated circuit.Type: ApplicationFiled: June 26, 2019Publication date: October 17, 2019Inventors: Keith Ryan Green, Rajni J. Aggarwal, Ajit Sharma
-
Patent number: 10396122Abstract: A CMOS integrated circuit includes a Hall sensor having a Hall plate formed in a first isolation layer which is formed concurrently with a second isolation layer under a MOS transistor. A first shallow well with a conductivity type opposite from the first isolation layer is formed over, and extending to, the Hall plate. The first shallow well is formed concurrently with a second shallow well under the MOS transistor. The Hall sensor may be a horizontal Hall sensor for sensing magnetic fields oriented perpendicular to the top surface of the substrate of the integrated circuit, or may be a vertical Hall sensor for sensing magnetic fields oriented parallel to the top surface of the substrate of the integrated circuit.Type: GrantFiled: June 30, 2017Date of Patent: August 27, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Keith Ryan Green, Rajni J. Aggarwal, Ajit Sharma
-
Patent number: 10187940Abstract: An LED (light-emitting diode) driver for a photoplethysmography system, including a switched-mode operational amplifier for driving a driver transistor with a source-drain path in series with the LED. In a first clock phase in which the LED is disconnected from the driver transistor, the amplifier is coupled in unity gain mode, and a sampling capacitor stores a voltage corresponding to the offset and flicker noise of the amplifier; the gate of the driver transistor is precharged to a reference voltage in this first clock phase. In a second clock phase, the sampled voltage at the capacitor is subtracted from the reference voltage applied to the amplifier input, so that the LED drive is adjusted according to the sampled noise. A signal from the transmitter channel is forwarded to a noise/ripple remover in the receiving channel, to remove transmitter noise from the received signal.Type: GrantFiled: April 18, 2016Date of Patent: January 22, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Arup Polley, Ajit Sharma, Srinath Ramaswamy, Sriram Narayanan
-
Publication number: 20170301726Abstract: A CMOS integrated circuit includes a Hall sensor having a Hall plate formed in a first isolation layer which is formed concurrently with a second isolation layer under a MOS transistor. A first shallow well with a conductivity type opposite from the first isolation layer is formed over, and extending to, the Hall plate. The first shallow well is formed concurrently with a second shallow well under the MOS transistor. The Hall sensor may be a horizontal Hall sensor for sensing magnetic fields oriented perpendicular to the top surface of the substrate of the integrated circuit, or may be a vertical Hall sensor for sensing magnetic fields oriented parallel to the top surface of the substrate of the integrated circuit.Type: ApplicationFiled: June 30, 2017Publication date: October 19, 2017Inventors: Keith Ryan Green, Rajni J. Aggarwal, Ajit Sharma
-
Patent number: 9742420Abstract: An analog to digital converter (ADC) system that includes a first amplifier configured to amplify an analog input signal to produce an amplified direct current (DC) signal, an ADC configured to receive the amplified DC signal and convert the amplified DC signal into a digital DC signal, a digital to analog converter configured to receive the digital DC signal and convert the digital DC signal into an analog DC signal, and a second amplifier configured to receive an analog alternating current (AC) signal comprising the analog DC signal subtracted from the analog input signal and amplify the analog AC signal to produce an amplified AC signal. The ADC is further configured to receive the amplified AC signal and produce a digital AC signal. The second amplifier has a gain greater than a gain of the first amplifier.Type: GrantFiled: November 30, 2015Date of Patent: August 22, 2017Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Sriram Narayanan, Srinath Ramaswamy, Arup Polley, Ajit Sharma
-
Patent number: 9728581Abstract: A CMOS integrated circuit includes a Hall sensor having a Hall plate formed in a first isolation layer which is formed concurrently with a second isolation layer under a MOS transistor. A first shallow well with a conductivity type opposite from the first isolation layer is formed over, and extending to, the Hall plate. The first shallow well is formed concurrently with a second shallow well under the MOS transistor. The Hall sensor may be a horizontal Hall sensor for sensing magnetic fields oriented perpendicular to the top surface of the substrate of the integrated circuit, or may be a vertical Hall sensor for sensing magnetic fields oriented parallel to the top surface of the substrate of the integrated circuit.Type: GrantFiled: November 4, 2015Date of Patent: August 8, 2017Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Keith Ryan Green, Rajni J. Aggarwal, Ajit Sharma
-
Patent number: 9717426Abstract: The circuitry of an optical receiver reduces the ambient DC component and the pleth DC component to leave a pleth signal with substantially only a pleth AC component. The circuitry also provides gain control and can provide transmit power control to change the range of the pleth AC component to occupy a desired input range of an analog-to-digital converter.Type: GrantFiled: August 27, 2015Date of Patent: August 1, 2017Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Ajit Sharma, Sriram Narayanan, Srinath Mathur Ramaswamy, Arup Polley, Seung Bae Lee, Wen Li
-
Publication number: 20170155398Abstract: An analog to digital converter (ADC) system that includes a first amplifier configured to amplify an analog input signal to produce an amplified direct current (DC) signal, an ADC configured to receive the amplified DC signal and convert the amplified DC signal into a digital DC signal, a digital to analog converter configured to receive the digital DC signal and convert the digital DC signal into an analog DC signal, and a second amplifier configured to receive an analog alternating current (AC) signal comprising the analog DC signal subtracted from the analog input signal and amplify the analog AC signal to produce an amplified AC signal. The ADC is further configured to receive the amplified AC signal and produce a digital AC signal. The second amplifier has a gain greater than a gain of the first amplifier.Type: ApplicationFiled: November 30, 2015Publication date: June 1, 2017Inventors: Sriram NARAYANAN, Srinath RAMASWAMY, Arup POLLEY, Ajit SHARMA
-
Patent number: 9667289Abstract: Reduced noise and power with rapid settling time and increased performance in multi-modal analog multiplexed data acquisition systems. An example apparatus arrangement includes a circuit input configured to receive a plurality of analog input signals; an analog to digital converter circuit configured to output a digital representation of an analog voltage; a selection circuit configured to select one of the analog input signals received at the circuit input; a buffer coupled to receive the selected one of the analog input signals; a filter coupled to the buffer and configured to perform a high bandwidth sample operation and a low bandwidth sample operation and having a filter output, responsive to a control signal; and a sampling capacitor coupled to the filter to sample the filter output, and having an output coupled to the analog to digital converter. Methods and additional apparatus arrangements are disclosed.Type: GrantFiled: March 29, 2016Date of Patent: May 30, 2017Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Arup Polley, Ajit Sharma, Seung Bae Lee, Sriram Narayanan, Srinath Ramaswamy
-
Publication number: 20170125479Abstract: A CMOS integrated circuit includes a Hall sensor having a Hall plate formed in a first isolation layer which is formed concurrently with a second isolation layer under a MOS transistor. A first shallow well with a conductivity type opposite from the first isolation layer is formed over, and extending to, the Hall plate. The first shallow well is formed concurrently with a second shallow well under the MOS transistor. The Hall sensor may be a horizontal Hall sensor for sensing magnetic fields oriented perpendicular to the top surface of the substrate of the integrated circuit, or may be a vertical Hall sensor for sensing magnetic fields oriented parallel to the top surface of the substrate of the integrated circuit.Type: ApplicationFiled: November 4, 2015Publication date: May 4, 2017Applicant: Texas Instruments IncorporatedInventors: Keith Ryan Green, Rajni J. Aggarwal, Ajit Sharma
-
Publication number: 20170099711Abstract: An LED (light-emitting diode) driver for a photoplethysmography system, including a switched-mode operational amplifier for driving a driver transistor with a source-drain path in series with the LED. In a first clock phase in which the LED is disconnected from the driver transistor, the amplifier is coupled in unity gain mode, and a sampling capacitor stores a voltage corresponding to the offset and flicker noise of the amplifier; the gate of the driver transistor is precharged to a reference voltage in this first clock phase. In a second clock phase, the sampled voltage at the capacitor is subtracted from the reference voltage applied to the amplifier input, so that the LED drive is adjusted according to the sampled noise. A signal from the transmitter channel is forwarded to a noise/ripple remover in the receiving channel, to remove transmitter noise from the received signal.Type: ApplicationFiled: April 18, 2016Publication date: April 6, 2017Inventors: Arup Polley, Ajit Sharma, Srinath Ramaswamy, Sriram Narayanan
-
Patent number: 9615427Abstract: An optical system includes an optical illumination source, an optical receiver, a correlation determination circuit, and an ambient condition control circuit. The optical illumination source is configured to emit a light in the direction of a target object. The optical receiver is configured to receive a combined optical signal that includes an ambient light component combined with an interrogation component. The correlation determination circuit is configured to compare the combined optical signal with an ambient light signal to identify a correlation factor. The ambient condition control circuit is configured to compare the correlation factor to a low correlation threshold value and a high correlation threshold value, and, based on the correlation factor exceeding the low threshold value and being less than the high correlation threshold value, cancel the ambient light component from the combined optical signal to produce an interrogation signal including the interrogation component.Type: GrantFiled: November 30, 2015Date of Patent: April 4, 2017Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Sriram Narayanan, Srinath Ramaswamy, Arup Polley, Ajit Sharma
-
Publication number: 20160380660Abstract: Reduced noise and power with rapid settling time and increased performance in multi-modal analog multiplexed data acquisition systems. An example apparatus arrangement includes a circuit input configured to receive a plurality of analog input signals; an analog to digital converter circuit configured to output a digital representation of an analog voltage; a selection circuit configured to select one of the analog input signals received at the circuit input; a buffer coupled to receive the selected one of the analog input signals; a filter coupled to the buffer and configured to perform a high bandwidth sample operation and a low bandwidth sample operation and having a filter output, responsive to a control signal; and a sampling capacitor coupled to the filter to sample the filter output, and having an output coupled to the analog to digital converter. Methods and additional apparatus arrangements are disclosed.Type: ApplicationFiled: March 29, 2016Publication date: December 29, 2016Inventors: Arup Polley, Ajit Sharma, Seung Bae Lee, Sriram Narayanan, Srinath Ramaswamy
-
Patent number: 9432044Abstract: A multi-segment capacitive successive approximation analog to digital converter (SAR ADC) is calibrated by determining an error voltage for each of a plurality of most significant bit (MSB) capacitors in a first segment using a calibration DAC. The first segment is connected to the second segment by an attenuation capacitor. Each of the error voltages corresponding to the MSB capacitors is digitized to form a set of digitized error voltages. An error voltage for each of a plurality of less significant bit (LSB) capacitors in at least the second segment is calculated by summing the set of digitized error voltages to form a sum of error voltages (sum(e)) and assigning a percentage of sum(e) as the error voltage for each of the LSB capacitors, such that a mismatch in the attenuation capacitor is mitigated.Type: GrantFiled: December 18, 2015Date of Patent: August 30, 2016Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Seung Bae Lee, Ajit Sharma, Srinath Ramaswamy
-
Publication number: 20160235313Abstract: The circuitry of an optical receiver reduces the ambient DC component and the pleth DC component to leave a pleth signal with substantially only a pleth AC component. The circuitry also provides gain control and can provide transmit power control to change the range of the pleth AC component to occupy a desired input range of an analog-to-digital converter.Type: ApplicationFiled: August 27, 2015Publication date: August 18, 2016Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Ajit Sharma, Sriram Narayanan, Srinath Mathur Ramaswamy, Arup Polley, Seung Bae Lee, Wen Li
-
Patent number: 9397685Abstract: Described examples include low power analog front end circuits for sensing repeating signal waveforms, including a first sampling circuit to sample an input signal, an analog detector circuit to provide a detector output signal representing a feature of the input signal, a second sampling circuit to sample the detector output signal, and a control circuit to control a sample rate or other analog front end operating parameter at least partially according to the sampled detector output signal, and to selectively enable and disable the analog detector circuit at least partially according to a model representing an expected repeating waveform of the input signal.Type: GrantFiled: July 23, 2015Date of Patent: July 19, 2016Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Sriram Narayanan, Srinath Mathur Ramaswamy, Arup Polley, Ajit Sharma
-
Patent number: 9319059Abstract: The silicon real estate required for the semiconductor fabrication of a calibrated capacitor-based successive approximation register (SAR) analog-to-digital converter (ADC) (100) is substantially reduced by using a number of shared capacitors (SC1-SCs?1) which are used as calibration capacitors when operating in a calibration mode and as bit capacitors when operating in a normal mode.Type: GrantFiled: June 6, 2015Date of Patent: April 19, 2016Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Ajit Sharma, Seung Bae Lee, Srinath Mathur Ramaswamy, Sriram Narayanan, Arup Polley
-
Patent number: 9148159Abstract: An analog-to-digital converter (ADC) includes a first comparator, a second comparator, and a decision timing comparison logic unit. The first comparator is configured to output a first output voltage and the second comparator is configured to output a second output voltage during a same binary algorithmic iteration of the ADC. The decision timing comparison logic unit is configured to identify a first polarity of the first output voltage and a second polarity of the second output voltage and, if the first polarity is equivalent to a second polarity, to insert at least one redundant capacitor for a next binary algorithmic iteration of the ADC.Type: GrantFiled: March 13, 2014Date of Patent: September 29, 2015Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Ajit Sharma, Seung Bae Lee, Srinath M. Ramaswamy, Sriram Narayanan, Arup Polley