Patents by Inventor Akihisa Ueda

Akihisa Ueda has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 5121490
    Abstract: A programmable controller which handles both bit data and word data includes a memory having a memory area which is divided into blocks each having a predetermined length which corresponds to the number of bits constituting one word. An address is provided to each of the blocks, and one bit data or one word data is selectively stored in each of the blocks. Thus, the memory area is provided with flexibility, and the preparation of a program is facilitated.
    Type: Grant
    Filed: January 22, 1987
    Date of Patent: June 9, 1992
    Assignee: Hitachi, Ltd.
    Inventor: Akihisa Ueda
  • Patent number: 5101979
    Abstract: A paper sheet handling apparatus including a plurality of sheet accumulating portions and a sheet conveyor. A pointed separator is mounted on the conveyor for movement into a stack of paper sheets accumulated in one sheet accumulating portion to divide the stack into two parts with a gap formed therebetween. Gripping fingers mounted on the conveyor are moved into gripping engagement with one of the divided parts of the stack and then retracted to transfer the gripped part of the stack onto the conveyor. Holding members on the conveyor are movable into the gap to hold the paper sheets of the other part of the stack. The conveyor is movable to convey the gripped paper sheets to another sheet accumulating portion. The gripping fingers are again moved to transfer the thus conveyed sheets to the other sheet accumulating portion.
    Type: Grant
    Filed: July 7, 1989
    Date of Patent: April 7, 1992
    Assignee: Hitachi, Ltd.
    Inventors: Motoo Uno, Masuo Furutono, Mitsuyoshi Satoo, Kenji Taguchi, Toshio Ogata, Akihisa Ueda, Hiroshi Kitahata
  • Patent number: 4710928
    Abstract: A system arrangement for detecting the uncontrollable operation of a control system includes an interrupt signal generating circuit which issues the interrupt signal to the central processing unit (CPU) on a hardware basis so that the CPU is interrupted at a constant interval even during the uncontrollable operation of the control system. The CPU responds to the interrupt signal to initiate the interrupt processing routine, which then detects the state of uncontrollable operation basing on the trace of the computational processes carried out by the CPU.
    Type: Grant
    Filed: November 14, 1985
    Date of Patent: December 1, 1987
    Assignee: Hitachi, Ltd.
    Inventor: Akihisa Ueda