Patents by Inventor Akira Asao
Akira Asao has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230361109Abstract: A first gate drive outputs a first drive voltage to turn a first transistor on upon occurrence of a condition in which a voltage at a supply terminal is higher than a voltage at a ground terminal, the output first drive voltage being higher than the voltage at the ground terminal. A second gate drive outputs a second drive voltage to turn a second transistor on, upon occurrence of a condition in which the voltage at the supply terminal is lower than the voltage at the ground terminal, the output second drive voltage being higher than the voltage at the supply terminal.Type: ApplicationFiled: July 21, 2023Publication date: November 9, 2023Inventors: Akira ASAO, Kiyoshi SASAI
-
Patent number: 10511290Abstract: In a sine-wave multiplier, signal components included in an output signal Qu1 and corresponding to the product of a third-order harmonic component of a first square wave W1 and an input signal Vi and the product of a fifth-order harmonic component of the first square wave W1 and the input signal Vi are offset by a signal component included in an output signal Qu2 and corresponding to the product of a fundamental component of a second square wave W2 and the input signal Vi and a signal component included in an output signal Qu3 and corresponding to the product of a fundamental component of a second square wave W3 and the input signal Vi.Type: GrantFiled: April 11, 2018Date of Patent: December 17, 2019Assignee: ALPS ALPINE CO., LTD.Inventors: Akira Asao, Kiyoshi Sasai, Tatsumi Fujiyoshi
-
Publication number: 20180234085Abstract: In a sine-wave multiplier, signal components included in an output signal Qu1 and corresponding to the product of a third-order harmonic component of a first square wave W1 and an input signal Vi and the product of a fifth-order harmonic component of the first square wave W1 and the input signal Vi are offset by a signal component included in an output signal Qu2 and corresponding to the product of a fundamental component of a second square wave W2 and the input signal Vi and a signal component included in an output signal Qu3 and corresponding to the product of a fundamental component of a second square wave W3 and the input signal Vi.Type: ApplicationFiled: April 11, 2018Publication date: August 16, 2018Inventors: Akira ASAO, Kiyoshi SASAI, Tatsumi FUJIYOSHI
-
Patent number: 9685914Abstract: A differential signal is input to a pair of gates of a differential pair, a differential signal generated by a load circuit connected to drains of the differential pair is amplified by a differential amplifier stage, and the amplified differential signal is fed back to a pair of sources of the differential pair via a feedback circuit. It is possible to maintain a high input impedance in the pair of gates of the differential pair while not being influenced by a gain of negative feedback of an amplifier circuit, and it is possible to perform amplification in an input stage by using a pair of a first transistor and a second transistor of the differential pair. Therefore, compared with the related art, it is possible to decrease the number of transistors in the input stage and to reduce a flicker noise.Type: GrantFiled: March 9, 2016Date of Patent: June 20, 2017Assignee: ALPS ELECTRIC CO., LTD.Inventors: Kiyoshi Sasai, Akira Asao
-
Patent number: 9658270Abstract: In a reset period of a first stage, a switching circuit is turned on, and high-level driving voltages are output from driving circuits. In a charge transfer period subsequent to the reset period, the switching circuit is turned off, and low-level driving voltages are output from the driving circuits. It is determined whether or not an output voltage of an amplifier circuit in the charge transfer period is included in a normal range. In the inspection of a second stage subsequent to the first stage, in the same manner as in the normal measurement, voltages having opposite phases are output from the driving circuits in the reset period and the charge transfer period, and it is determined whether or not the output voltage of the amplifier circuit in the charge transfer period is included in a normal range.Type: GrantFiled: February 27, 2015Date of Patent: May 23, 2017Assignee: ALPS ELECTRIC CO., LTD.Inventors: Takuya Watanabe, Shuji Yanagi, Shinya Yokoyama, Toshiyuki Oki, Akira Asao
-
Publication number: 20160195890Abstract: A first transistor and a second transistor form a current mirror circuit. A second current flowing in the second transistor is kept constant by a current control circuit. Therefore, a first current, to be output to a load, in the first transistor is kept at a constant value responsive to the second current in the second transistor. Since a drain voltage in the second transistor is controlled so as to become equal to a drain voltage in the first transistor, even if a voltage at an output terminal changes in response to a change in the impedance of the load, a ratio between the first current and the second current becomes substantially equal to a size ratio K between the first transistor and the second transistor. That is, the first current and second current precisely operate as a current mirror circuit.Type: ApplicationFiled: December 21, 2015Publication date: July 7, 2016Inventors: Akira Asao, Kiyoshi Sasai
-
Publication number: 20160190998Abstract: A differential signal is input to a pair of gates of a differential pair, a differential signal generated by a load circuit connected to drains of the differential pair is amplified by a differential amplifier stage, and the amplified differential signal is fed back to a pair of sources of the differential pair via a feedback circuit. It is possible to maintain a high input impedance in the pair of gates of the differential pair while not being influenced by a gain of negative feedback of an amplifier circuit, and it is possible to perform amplification in an input stage by using a pair of a first transistor and a second transistor of the differential pair. Therefore, compared with the related art, it is possible to decrease the number of transistors in the input stage and to reduce a flicker noise.Type: ApplicationFiled: March 9, 2016Publication date: June 30, 2016Inventors: Kiyoshi Sasai, Akira Asao
-
Patent number: 9374074Abstract: The highest voltage of a power supply voltage, a ground potential, and a signal voltage is output as a selection voltage from a terminal on the output side. In this case, terminals on the input side and the terminal on the output side are connected to each other through MOS transistors in the ON state. Therefore, it is possible to suppress a voltage drop due to a parasitic diode of each MOS transistor.Type: GrantFiled: February 27, 2015Date of Patent: June 21, 2016Assignee: Alps Electric Co., Ltd.Inventors: Junichi Saito, Akira Asao, Tomoyuki Sawataishi
-
Publication number: 20150256166Abstract: The highest voltage of a power supply voltage, a ground potential, and a signal voltage is output as a selection voltage from a terminal on the output side. In this case, terminals on the input side and the terminal on the output side are connected to each other through MOS transistors in the ON state. Therefore, it is possible to suppress a voltage drop due to a parasitic diode of each MOS transistor.Type: ApplicationFiled: February 27, 2015Publication date: September 10, 2015Inventors: Junichi SAITO, Akira ASAO, Tomoyuki SAWATAISHI
-
Publication number: 20150253372Abstract: In a reset period of a first stage, a switching circuit is turned on, and high-level driving voltages are output from driving circuits. In a charge transfer period subsequent to the reset period, the switching circuit is turned off, and low-level driving voltages are output from the driving circuits. It is determined whether or not an output voltage of an amplifier circuit in the charge transfer period is included in a normal range. In the inspection of a second stage subsequent to the first stage, in the same manner as in the normal measurement, voltages having opposite phases are output from the driving circuits in the reset period and the charge transfer period, and it is determined whether or not the output voltage of the amplifier circuit in the charge transfer period is included in a normal range.Type: ApplicationFiled: February 27, 2015Publication date: September 10, 2015Inventors: Takuya WATANABE, Shuji YANAGI, Shinya YOKOYAMA, Toshiyuki OKI, Akira ASAO
-
Patent number: 9001481Abstract: A protection circuit includes a power supply terminal, a ground terminal, a control unit connected to the power supply terminal and the ground terminal, and a supply unit connected to the power supply terminal and the ground terminal, for preventing application of voltage in a reverse direction to a circuit unit having a predetermined function. In this case, the control unit generates a control potential, which controls the control unit and the supply unit in accordance with a potential supplied from the power supply terminal and a potential supplied from the ground terminal. The supply unit is configured to be capable of supplying current to a circuit unit connected to a subsequent stage on the basis of a potential supplied from the power supply terminal, a potential supplied from the ground terminal, and the control potential generated by the control unit.Type: GrantFiled: May 30, 2013Date of Patent: April 7, 2015Assignee: Alps Electric Co., Ltd.Inventors: Tomoyuki Sawataishi, Akihisa Iikura, Kimihiro Nakao, Akira Asao
-
Publication number: 20140002936Abstract: A protection circuit includes a power supply terminal, a ground terminal, a control unit connected to the power supply terminal and the ground terminal, and a supply unit connected to the power supply terminal and the ground terminal, for preventing application of voltage in a reverse direction to a circuit unit having a predetermined function. In this case, the control unit generates a control potential, which controls the control unit and the supply unit in accordance with a potential supplied from the power supply terminal and a potential supplied from the ground terminal. The supply unit is configured to be capable of supplying current to a circuit unit connected to a subsequent stage on the basis of a potential supplied from the power supply terminal, a potential supplied from the ground terminal, and the control potential generated by the control unit.Type: ApplicationFiled: May 30, 2013Publication date: January 2, 2014Inventors: Tomoyuki Sawataishi, Akihisa likura, Kimihiro Nakao, Akira Asao
-
Patent number: 7138867Abstract: A balanced gain control amplifier contains first and second transistors differentially connected to each other and having their emitters connected to a first current source. The balanced gain control amplifier also contains third and fourth transistors differentially connected to each other and having their emitters connected to a second constant current source. The collectors of the first and fourth transistors are connected to a power terminal through a common first load resistor, and the collectors of the second and third transistors are connected to the power terminal through a common second load resistor. A signal may be input between the bases of the first and third transistors and the bases of the second and fourth transistors. The current of the second constant current source is variable in a range no more than the current value of the first constant current source.Type: GrantFiled: August 6, 2004Date of Patent: November 21, 2006Assignee: Alps Electric Co., Ltd.Inventors: Takeo Suzuki, Akira Asao
-
Publication number: 20050030096Abstract: A balanced gain control amplifier contains first and second transistors differentially connected to each other and having their emitters connected to a first current source. The balanced gain control amplifier also contains third and fourth transistors differentially connected to each other and having their emitters connected to a second constant current source. The collectors of the first and fourth transistors are connected to a power terminal through a common first load resistor, and the collectors of the second and third transistors are connected to the power terminal through a common second load resistor. A signal may be input between the bases of the first and third transistors and the bases of the second and fourth transistors. The current of the second constant current source is variable in a range no more than the current value of the first constant current source.Type: ApplicationFiled: August 6, 2004Publication date: February 10, 2005Inventors: Takeo Suzuki, Akira Asao