Patents by Inventor Akira Nishiura
Akira Nishiura has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8081465Abstract: A cooling apparatus for semiconductor chips includes radiation fins formed on the opposite surface of metal base opposite to the surface of metal base, to which an insulator base board mounting semiconductor chips thereon, is disposed. The radiation fins, such as sheet-shaped fins having different lengths are arranged such that the surface area density of the fins becomes higher in the coolant flow direction, whereby the surface area density is the total surface area of radiation fins on a unit surface area of the metal base. As a result, the temperatures of semiconductor chips arranged along the coolant flow direction are closer to each other.Type: GrantFiled: November 27, 2009Date of Patent: December 20, 2011Assignee: Fuji Electric Systems Co., Ltd.Inventor: Akira Nishiura
-
Publication number: 20100172091Abstract: A cooling apparatus for semiconductor chips includes radiation fins formed on the opposite surface of metal base opposite to the surface of metal base, to which an insulator base board mounting semiconductor chips thereon, is disposed. The radiation fins, such as sheet-shaped fins having different lengths are arranged such that the surface area density of the fins becomes higher in the coolant flow direction, whereby the surface area density is the total surface area of radiation fins on a unit surface area of the metal base. As a result, the temperatures of semiconductor chips arranged along the coolant flow direction are closer to each other.Type: ApplicationFiled: November 27, 2009Publication date: July 8, 2010Applicant: FUJI ELECTRIC SYSTEMS CO., LTD.Inventor: Akira Nishiura
-
Patent number: 6791121Abstract: A semiconductor device, such as a pin diode, includes a first drift layer, a second drift layer, an anode layer on the first drift layer, and a buffer layer formed between the first and second drift layers. The shortest distance from the pn-junction between the anode layer and the buffer layer, and the thickness of the buffer layer are set at the respective values at which a high breakdown voltage is obtained, while reducing the tradeoff relation between the soft recovery and the fast and low-loss reverse recovery.Type: GrantFiled: February 25, 2002Date of Patent: September 14, 2004Assignee: Fuji Electric Co., Ltd.Inventors: Michio Nemoto, Akira Nishiura, Tatsuya Naito
-
Publication number: 20020130331Abstract: A semiconductor device, such as a pin diode, includes a first drift layer, a second drift layer, an anode layer on the first drift layer, and a buffer layer formed between the first and second drift layers. The shortest distance from the pn-junction between the anode layer and the buffer layer, and the thickness of the buffer layer are set at the respective values at which a high breakdown voltage is obtained, while reducing the tradeoff relation between the soft recovery and the fast and low-loss reverse recovery.Type: ApplicationFiled: February 25, 2002Publication date: September 19, 2002Inventors: Michio Nemoto, Akira Nishiura, Tatsuya Naito
-
Patent number: 5736769Abstract: A semiconductor apparatus includes an insulated gate semiconductor device used as a power device and a pn diode used as a temperature sensor on a single semiconductor substrate. Heat generated in the power device is conducted to the temperature sensor. The voltage across a forward biased pn diode fed by a constant current source is sensitive to temperature. The temperature of the power device is measured by feeding a small current from a constant current supply to the pn diode and by detecting the forward voltage of the pn diode. When the forward voltage reaches a predetermined value, an external protection circuit is activated to prevent overheating. Multiple pn diodes may be connected in series to detect the temperature of multiple power devices more accurately.Type: GrantFiled: May 23, 1996Date of Patent: April 7, 1998Assignee: Fuji Electric Co., Ltd.Inventors: Akira Nishiura, Tatsuhiko Fujihira
-
Patent number: 5705835Abstract: A second region 3 is formed via a buffer layer 3a on a first region 2 formed with an anode electrode 1 on the rear and a third region 4 like a well is formed on the surface of the second region 3. A fourth region 15 like a well is formed at the center on the surface of the third region 4 and a fifth region 16 is formed along the well end. A sixth region 17 like a well is formed on the surface of the fourth region 15. Cathode electrodes 18 as metal electrodes of the first layer come in conductive contact with the fifth region 16 and the sixth region 17. A MOSFET 12 of n channel type for injecting majority carriers (electrons) is disposed from the first region 16 to the surfaces of the third region 4 and the second region 3, and a MOSFET 23 of p channel type is disposed from the sixth region 17 to the surfaces of the fourth region 16 and the third region 4. The second MOSFET 23 has a double diffusion type structure.Type: GrantFiled: November 24, 1995Date of Patent: January 6, 1998Assignee: Fuji Electric Co., Ltd.Inventors: Akira Nishiura, Masahito Otsuki
-
Patent number: 5561313Abstract: To reduce the required diffusion depth of impurities in manufacturing a protective diode for protecting an insulated gate transistor from overvoltage so that the diode can be easily built in a chip of the transistor. A plurality of p-type diode layers are built in by diffusion through the windows in an insulation film disposed on an n-type region into which a depletion layers spread when the vertical field effect transistor to be protected is turned off, and a diode terminal A is led out from an electrode film that is in electrical contact with the diode layers. This configuration prevents depletion layers, spreading from the diode layers into the semiconductor region by the applied overvoltage, from joining with each other, and sufficiently lowers the breakdown voltage of the protective diode with respect to the withstand voltage of the transistor 10 or 20 even when the diffusion depth of the diode layer is one order of magnitude shallower than in conventional devices.Type: GrantFiled: December 6, 1995Date of Patent: October 1, 1996Assignee: Fuji Electric Co., Ltd.Inventors: Ryu Saitoh, Masahito Otsuki, Akira Nishiura
-
Patent number: 5561393Abstract: A control device for controlling a double gate semiconductor device having a second gate electrode for controlling transition from a thyristor operation to a transistor operation, and a first gate electrode for controlling transition from transistor operation to an ON/OFF operation, and for controlling a current passing from a collector electrode to an emitter electrode, includes a first gate control circuit for delaying a turn-off signal to the double gate semiconductor device and applying the turn-off signal to the first gate electrode.Type: GrantFiled: October 27, 1994Date of Patent: October 1, 1996Assignee: Fuji Electric Co., Ltd.Inventors: Ken'ya Sakurai, Masahito Otsuki, Noriho Terasawa, Tadashi Miyasaka, Akira Nishiura, Masaharu Nishiura
-
Patent number: 5459339Abstract: A semiconductor device thyristor structure includes a first conductive type collector region, second conductive type and first conductive type base regions, and a second conductive type emitter region. First conductive type regions and second conductive type regions have respective first and second type majority carriers. A first MOSFET injects the second type majority carriers into the second conductive type base region. A second MOSFET is opened and closed independent of the first MOSFET and extracts the first type majority carriers from the first conductive type base region. A third MOSFET has a first gate electrode which is also a gate electrode of the first MOSFET, for extracting the first type majority carriers from the first conductive type base region. First conductive type and second conductive type emitter regions are formed within the first conductive type base region and an emitter voltage can be simultaneously applied to these emitter regions.Type: GrantFiled: April 29, 1993Date of Patent: October 17, 1995Assignee: Fuji Electric Co., Ltd.Inventors: Ken'ya Sakurai, Masahito Otsuki, Noriho Terasawa, Tadashi Miyasaka, Akira Nishiura, Masaharu Nishiura
-
Patent number: 5068581Abstract: Horizontal deflection circuits are disclosed which permit high-frequency operation through use of conductivity modulation MOS FET devices. Distortion of the horizontal deflection coil voltage is avoided by inclusion of compensation means utilizing an inductance to produce delay in the increase in magnitude of current flow during reverse recovery current flow. Use of a compensation means including an inductor and diode in parallel combination provides additional benefits of oscillation suppression.Type: GrantFiled: August 27, 1990Date of Patent: November 26, 1991Assignee: Fuji Electric Co., Ltd.Inventors: Akira Nishiura, Naoki Kumagai, Yasukazu Seki
-
Patent number: D589012Type: GrantFiled: June 18, 2008Date of Patent: March 24, 2009Assignee: Fuji Electric Device Technology Co., Ltd.Inventors: Shin Soyano, Akira Nishiura
-
Patent number: D606951Type: GrantFiled: November 14, 2008Date of Patent: December 29, 2009Assignee: Fuji Electric Device Technology Co, Ltd.Inventors: Shin Soyano, Akira Nishiura
-
Patent number: D396450Type: GrantFiled: June 19, 1997Date of Patent: July 28, 1998Assignee: Fuji Electric Co., Ltd.Inventors: Akira Nishiura, Shin Soyano
-
Patent number: D694724Type: GrantFiled: December 27, 2012Date of Patent: December 3, 2013Assignees: Honda Motor Co., Ltd., Fuji Electric Co., Ltd.Inventors: Hiroshi Otsuka, Tomohiro Fukazu, Kosuke Nishiyama, Shin Soyano, Masahiro Kikuchi, Akira Nishiura, Takeshi Ichimura
-
Patent number: D699693Type: GrantFiled: December 27, 2012Date of Patent: February 18, 2014Assignee: Fuji Electric Co., Ltd.Inventors: Hiroshi Otsuka, Tomohiro Fukazu, Kosuke Nishiyama, Shin Soyano, Masahiro Kikuchi, Akira Nishiura, Takeshi Ichimura