Patents by Inventor Alan J. Armstrong
Alan J. Armstrong has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8100318Abstract: A process of making useful shapes by joining of tungsten alloys. Joining of tungsten heavy alloys which are alloys typically made from W—Ni—Fe is used. These alloys are typically manufactured by liquid phase sintering. This leads to difficulty in producing large length to diameter ratio parts that have some significant weight (such as penetrators). A “brick and mortar” approach is employed wherein smaller segments of this alloy (low length to diameter ratio) are joined to together to produce a larger part with higher length to diameter ratio.Type: GrantFiled: February 11, 2010Date of Patent: January 24, 2012Assignee: The United States of America as represented by the Secretary of the Air ForceInventors: Animesh Bose, Morris F. Dilmore, Alan J. Armstrong
-
Patent number: 7957370Abstract: A synchronous read channel having a single chip integrated circuit digital portion which provides digital gain control, timing recovery, equalization, digital peak detection, sequence detection, RLL(1,7) encoding and decoding, error-tolerant synchronization and channel quality measurement is disclosed. The integrated circuit accommodates both center sampling and side sampling, and has a high degree of programmability of various pulse shaping and recovery parameters and the ability to provide decoded data using sequence detection or digital peak detection. These characteristics, together with the error-tolerant sync mark detection and the ability to recover data when the sync mark is obliterated, allow a wide variety of retry and recovery strategies to maximize the possibility of data recovery.Type: GrantFiled: May 23, 2008Date of Patent: June 7, 2011Assignee: Lake Cherokee Hard Drive Technologies, LLCInventors: Richard T. Behrens, Kent D. Anderson, Alan J. Armstrong, Trent Dudley, Bill R. Foland, Neal Glover, Larry D. King
-
Patent number: 7885255Abstract: A synchronous read channel having a single chip integrated circuit digital portion which provides digital gain control, timing recovery, equalization, digital peak detection, sequence detection, RLL(1,7) encoding and decoding, error-tolerant synchronization and channel quality measurement is disclosed. The integrated circuit accommodates both center sampling and side sampling, and has a high degree of programmability of various pulse shaping and recovery parameters and the ability to provide decoded data using sequence detection or digital peak detection. These characteristics, together with the error-tolerant sync mark detection and the ability to recover data when the sync mark is obliterated, allow a wide variety of retry and recovery strategies to maximize the possibility of data recovery.Type: GrantFiled: May 23, 2008Date of Patent: February 8, 2011Assignee: Lake Cherokee Hard Drive Technologies, LLCInventors: Richard T. Behrens, Kent D. Anderson, Alan J. Armstrong, Trent Dudley, Bill R. Foland, Neal Glover, Larry D. King
-
Publication number: 20080285549Abstract: A synchronous read channel having a single chip integrated circuit digital portion which provides digital gain control, timing recovery, equalization, digital peak detection, sequence detection, RLL(1,7) encoding and decoding, error-tolerant synchronization and channel quality measurement is disclosed. The integrated circuit accommodates both center sampling and side sampling, and has a high degree of programmability of various pulse shaping and recovery parameters and the ability to provide decoded data using sequence detection or digital peak detection. These characteristics, together with the error-tolerant sync mark detection and the ability to recover data when the sync mark is obliterated, allow a wide variety of retry and recovery strategies to maximize the possibility of data recovery.Type: ApplicationFiled: May 23, 2008Publication date: November 20, 2008Applicant: Broadcom CorporationInventors: Richard T. Behrens, Kent D. Anderson, Alan J. Armstrong, Trent Dudley, Bill R. Foland, Neal Glover, Larry D. King
-
Patent number: 7379452Abstract: A synchronous read channel having a single chip integrated circuit digital portion which provides digital gain control, timing recovery, equalization, digital peak detection, sequence detection, RLL(l,7) encoding and decoding, error-tolerant synchronization and channel quality measurement is disclosed. The integrated circuit accommodates both center sampling and side sampling, and has a high degree of programmability of various pulse shaping and recovery parameters and the ability to provide decoded data using sequence detection or digital peak detection. These characteristics, error-tolerant sync mark detection, and the ability to recover data when the sync mark is obliterated allow a wide variety of retry and recovery strategies to maximize the possibility of data recovery.Type: GrantFiled: December 21, 2001Date of Patent: May 27, 2008Assignee: Broadcom CorporationInventors: Richard T. Behrens, Kent D. Anderson, Alan J. Armstrong, Trent Dudley, Bill R. Foland, Neal Glover, Larry D. King
-
Publication number: 20020075861Abstract: A synchronous read channel having a single chip integrated circuit digital portion which provides digital gain control, timing recovery, equalization, digital peak detection, sequence detection, RLL(1,7) encoding and decoding, error-tolerant synchronization and channel quality measurement is disclosed. The integrated circuit accommodates both center sampling and side sampling, and has a high degree of programmability of various pulse shaping and recovery parameters and the ability to provide decoded data using sequence detection or digital peak detection. These characteristics, together with the error-tolerant sync mark detection and the ability to recover data when the sync mark is obliterated, allow a wide variety of retry and recovery strategies to maximize the possibility of data recovery.Type: ApplicationFiled: December 21, 2001Publication date: June 20, 2002Inventors: Richard T. Behrens, Kent D. Anderson, Alan J. Armstrong, Trent Dudley, Bill R. Foland, Neal Glover, Larry D. King
-
Patent number: 6313961Abstract: A method and apparatus for calibrating the components of a Partial Response Read Channel (PRML) integrated circuit utilized in a magnetic storage device including a channel quality circuit, incorporated within the read channel IC, for automatically measuring the performance of each component as data is read by the channel. An error measurement for each component is generated as an indicator of the component's performance, such as a sample error generated by measuring the difference between the samples read by the channel and expected samples. The read channel components are programmed over a range of settings to determine the settings that generate the minimum error. By programming the components with settings corresponding to minimum error rates, the read channel is optimized.Type: GrantFiled: January 5, 1996Date of Patent: November 6, 2001Assignee: Cirrus Logic, Inc.Inventors: Alan J. Armstrong, Renee E. Wallerius, Richard T. Behrens, Charles J. Duey
-
Patent number: 6021011Abstract: A synchronous read channel is disclosed which samples an analog read signal from a magnetic read head positioned over a magnetic disk medium, filters the sample values according to a desired partial response, extracts timing information from the filtered sample values, and detects an estimated data sequence from the filtered sample values using a discrete time sequence detector. Discrete time timing recovery within the read channel comprises a variable frequency oscillator (VFO) for generating a sampling clock. A center operating frequency of the VFO is adjusted through a programmable register which stores a digital center frequency setting. A phase error is computed from the sample values and combined with the center frequency setting to control the frequency and phase of the sampling clock at the output of the VFO.Type: GrantFiled: March 19, 1997Date of Patent: February 1, 2000Assignee: Cirrus Logic, Inc.Inventors: Richard T. Behrens, Kent D. Anderson, Alan J. Armstrong, Trent Dudley, Bill R. Foland, Neal Glover, Larry D. King
-
Patent number: 6005731Abstract: A channel quality circuit, incorporated within a sampled amplitude read channel utilized in a magnetic storage system, for processing and accumulating performance data from the individual read channel components, wherein the performance data is used to calibrate the read channel to operate in a particular environment, to estimate the bit error rate of the storage system, and to detect defects in the magnetic medium. The channel quality circuit generates a test pattern of digital data which is written to the storage system. Then, as the test pattern is read from the storage system, the channel quality circuit accumulates performance data from the read channel components. The test pattern is used to generate expected samples and expected sample errors relative to the samples read by the read channel. Gating logic is programmed to accumulate only the particular performance data of interest. The channel quality circuit computes auto and cross-correlations, squared errors, and threshold comparisons.Type: GrantFiled: April 18, 1997Date of Patent: December 21, 1999Assignee: Cirrus Logic, Inc.Inventors: William R. Foland, Jr., Richard T. Behrens, Alan J. Armstrong, Neal Glover
-
Patent number: 5978162Abstract: A synchronous read channel is disclosed which samples an analog read signal from a magnetic read head positioned over a magnetic disk medium, filters the sample values according to a desired partial response, extracts timing information from the filtered sample values, and detects an estimated data sequence from the filtered sample values using a discrete time sequence detector. A Channel Quality circuit accumulates various signals generated by the read channel, such as sample errors, gain errors, timing errors, etc., for use in calibrating the read channel components and estimating the bit error rate.Type: GrantFiled: March 19, 1997Date of Patent: November 2, 1999Assignee: Cirrus Logic, Inc.Inventors: Richard T. Behrens, Kent D. Anderson, Alan J. Armstrong, Trent Dudley, Bill R. Foland, Neal Glover, Larry D. King
-
Patent number: 5966257Abstract: A synchronous read channel is disclosed which samples an analog read signal from a magnetic read head positioned over a magnetic disk medium, filters the sample values according to a partial response of the form (1-D)(1+D).sup.n where n>1, extracts timing information from the filtered sample values, and detects an estimated data sequence from the filtered sample values using a discrete time sequence detector.Type: GrantFiled: March 19, 1997Date of Patent: October 12, 1999Assignee: Cirrus Logic, Inc.Inventors: Richard T. Behrens, Alan J. Armstrong, Trent Dudley, Neal Glover, Larry D. King
-
Patent number: 5844920Abstract: A magnetic disk storage system is disclosed wherein byte synchronization to sector data is achieved even when noise in the read channel, due for instance to a thermal asperity (TA), corrupts the primary preamble and/or sync mark fields or causes a loss of frequency or phase lock. The data sector format is modified to comprise at least one secondary sync mark in addition to the conventional primary sync mark recorded at the beginning of the data field. In this manner, when the primary sync mark becomes undetectable due to errors, or when byte synchronization is lost, the storage system can still synchronize to the data sector using the secondary sync mark. The secondary sync mark is preferably spaced apart from the primary sync mark with either a gap (no data) or user data inserted inbetween.Type: GrantFiled: November 7, 1996Date of Patent: December 1, 1998Assignee: Cirrus Logic, Inc.Inventors: Christopher P. Zook, Neal Glover, Alan J. Armstrong
-
Patent number: 5844738Abstract: A synchronous read channel is disclosed which samples an analog read signal from a magnetic read head positioned over a magnetic disk medium, filters the sample values according to a desired partial response, extracts timing information from the filtered sample values, and detects an estimated data sequence from the filtered sample values using a trellis type sequence detector matched to the partial response. The trellis sequence detector comprises programmable detector levels which allows for maximum flexibility in matching the sequence detector to the partial response.Type: GrantFiled: March 19, 1997Date of Patent: December 1, 1998Assignee: Cirrus Logic, Inc.Inventors: Richard T. Behrens, Kent D. Anderson, Alan J. Armstrong, Trent Dudley, Bill R. Foland, Neal Glover, Larry D. King
-
Patent number: 5761212Abstract: A measurement circuit is provided to obtain data for monitoring the quality of performance from a digital read channel. Elements of the digital read channel including a sequence detector are incorporated into an integrated circuit together with the measurement circuit. The measurement circuit relates digitized samples of readback data from a magnetic storage device to surrounding samples so that particular samples can be collected in accordance with their surroundings. The circuit includes a programmable time window which can be repeatedly opened for data collection. The circuit is designed to collect various types of data including the bit error rate, sample value, squared sample error, squared gain error, squared timing error, and the occurrences of sample error when it is outside an acceptable programmable threshold. The measurement circuit includes a signal generator for producing a test pattern that is first stored and then read to produce the digitized readback sample values.Type: GrantFiled: October 20, 1995Date of Patent: June 2, 1998Assignee: Cirrus Logic, Inc.Inventors: William R. Foland, Jr., Richard T. Behrens, Alan J. Armstrong, Neal Glover
-
Patent number: 5701314Abstract: In a magnetic disk drive storage system comprising a sampled amplitude read channel and an on-the-fly error correction coding (ECC) system, a thermal asperity compensation technique wherein: a thermal asperity (TA) detection circuit detects a saturation condition in the sample values of the analog read signal which indicates the presence of a TA; a pole of an AC coupling capacitor is elevated; timing recovery, gain control, and DC offset loops in the read channel are held constant; TA erasure pointers are generated corresponding to the duration of the TA transient; and an on-the-fly error detection and correction (EDAC) circuit processes the TA erasure pointers to correct errors in the detected digital data caused by the TA. Using TA erasure pointers to compensate for the effect of thermal asperities minimizes the cost, complexity, and redundancy of the ECC. Further, soft errors in the prior art method of adjusting the headroom of the read channel ADC are avoided.Type: GrantFiled: December 21, 1995Date of Patent: December 23, 1997Assignee: Cirrus Logic, Inc.Inventors: Alan J. Armstrong, Christopher P. Zook
-
Patent number: 5623377Abstract: A filter for compensating discrete secondary pulse formations associated with a data stream of discrete main pulses produced from data read from magnetic media. The filter's impulse response comprises a center coefficient with side compensating coefficients for attenuating the secondary pulses when the input signal is convolved with the impulse response. The magnitude and delay of the compensation coefficients are programmable and are adaptively adjusted to optimize the impulse response for a given environment. In a traditional FIR embodiment, two delay lines are used to generate the two programmable delays between the center coefficient and side compensation coefficients. In the preferred embodiment, an IIR filter provides the two programmable delays using only one delay line thereby reducing the size and cost of the circuit. Also in the preferred embodiment, the data stream is interleaved into an even and odd data stream and processed in parallel by two filters in order to double the throughput.Type: GrantFiled: April 4, 1994Date of Patent: April 22, 1997Assignee: Cirrus Logic, Inc.Inventors: Richard T. Behrens, Neal Glover, Trent O. Dudley, Alan J. Armstrong, Christopher P. Zook, William G. Bliss