Patents by Inventor Alan Kwentus
Alan Kwentus has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10153910Abstract: A transceiver, a communication system and an associated method thereof for reducing overall power consumption and complexity of the transceiver that operates over short reach twisted pair cables. The analog front end (AFE) of the transceiver communicates over at least one twisted pair that is configured only for transmission of data streams and communicates over at least one twisted pair that is only for reception of data streams. The transceiver includes circuitry that generates multiplexed and demultiplexed data streams for communication with the analog front end. Additionally, the transceiver utilizes at least certain portions of signal processing circuitry and AFE of a 10 GBASE-T transceiver or the like.Type: GrantFiled: January 22, 2015Date of Patent: December 11, 2018Assignee: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITEDInventors: Chung Ming Tu, Alan Kwentus, William Calvin Woodruff
-
Patent number: 9742701Abstract: An apparatus for operating a low data-rate (LDR) link and legacy switch at a high data-rate (HDR) includes a first block and a second block. The first block receives input signals from the legacy switch and generates identical output signals. The second block receives the identical output signals and generates an HDR signal for communication over the LDR link coupled to an access point. Further, a media access control (MAC) interface communicates data at a first data rate with an Ethernet PHY block including a first-in-first-out (FIFO) module and a buffer. The FIFO receives data from the MAC interface at the first data rate and transmits data at a second data rate. The buffer receives data from the Ethernet port at the second data rate and transmits the received data at the first data rate in response to detection of an end of packet.Type: GrantFiled: August 18, 2014Date of Patent: August 22, 2017Assignee: Avago Technologies General IP (Singapore) Pte. Ltd.Inventors: William Calvin Woodruff, Alan Kwentus, Chao Lin, Richard Dale Tidstrom
-
Patent number: 9634950Abstract: Disclosed are method and system for Ethernet media conversion supporting high-speed wireless access points. The method includes receiving at each of a plurality of input-side Ethernet modules in a media converter, a plurality of input data streams at a first data rate. In the media converter each of the plurality of input data streams may be aggregated into an output data stream at a second data rate. The output data stream may then be transmitted at the second data rate from an output-side Ethernet module in the media converter. Each of the input data streams may be received from an Ethernet switch, and the output data stream may be transmitted to a wireless access point. In one exemplary implementation, each of the input-side Ethernet modules may include a 1G PHY, while the output-side Ethernet module may include one or both of a 2.5G PHY and a 4G PHY.Type: GrantFiled: October 14, 2014Date of Patent: April 25, 2017Assignee: Avago Technologies General IP (Singapore) Pte. Ltd.Inventors: Alan Kwentus, Hassaan Aslam, Ali Abaye
-
Publication number: 20150207635Abstract: A transceiver, a communication system and an associated method thereof for reducing overall power consumption and complexity of the transceiver that operates over short reach twisted pair cables. The analog front end (AFE) of the transceiver communicates over at least one twisted pair that is configured only for transmission of data streams and communicates over at least one twisted pair that is only for reception of data streams. The transceiver includes circuitry that generates multiplexed and demultiplexed data streams for communication with the analog front end. Additionally, the transceiver utilizes at least certain portions of signal processing circuitry and AFE of a 10 GBASE-T transceiver or the like.Type: ApplicationFiled: January 22, 2015Publication date: July 23, 2015Applicant: Broadcom CorporationInventors: Chung Ming TU, Alan Kwentus, William Calvin Woodruff
-
Publication number: 20150172223Abstract: An apparatus for operating a low data-rate (LDR) link and legacy switch at a high data-rate (HDR) includes a first block and a second block. The first block receives input signals from the legacy switch and generates identical output signals. The second block receives the identical output signals and generates an HDR signal for communication over the LDR link coupled to an access point. Further, a media access control (MAC) interface communicates data at a first data rate with an Ethernet PHY block including a first-in-first-out (FIFO) module and a buffer. The FIFO receives data from the MAC interface at the first data rate and transmits data at a second data rate. The buffer receives data from the Ethernet port at the second data rate and transmits the received data at the first data rate in response to detection of an end of packet.Type: ApplicationFiled: August 18, 2014Publication date: June 18, 2015Inventors: William Calvin WOODRUFF, Alan KWENTUS, Chao LIN, Richard Dale TIDSTROM
-
Publication number: 20150030035Abstract: Disclosed are method and system for Ethernet media conversion supporting high-speed wireless access points. The method includes receiving at each of a plurality of input-side Ethernet modules in a media converter, a plurality of input data streams at a first data rate. In the media converter each of the plurality of input data streams may be aggregated into an output data stream at a second data rate. The output data stream may then be transmitted at the second data rate from an output-side Ethernet module in the media converter. Each of the input data streams may be received from an Ethernet switch, and the output data stream may be transmitted to a wireless access point. In one exemplary implementation, each of the input-side Ethernet modules may include a 1G PHY, while the output-side Ethernet module may include one or both of a 2.5G PHY and a 4G PHY.Type: ApplicationFiled: October 14, 2014Publication date: January 29, 2015Applicant: Broadcom CorporationInventors: Alan KWENTUS, Hassaan ASLAM, Ali ABAYE
-
Patent number: 8867538Abstract: Disclosed are method and system for Ethernet media conversion supporting high-speed wireless access points. The method includes receiving at each of a plurality of input-side Ethernet modules in a media converter, a plurality of input data streams at a first data rate. In the media converter each of the plurality of input data streams may be aggregated into an output data stream at a second data rate. The output data stream may then be transmitted at the second data rate from an output-side Ethernet module in the media converter. Each of the input data streams may be received from an Ethernet switch, and the output data stream may be transmitted to a wireless access point. In one exemplary implementation, each of the input-side Ethernet modules may include a 1G PHY, while the output-side Ethernet module may include one or both of a 2.5G PHY and a 4G PHY.Type: GrantFiled: December 20, 2012Date of Patent: October 21, 2014Assignee: Broadcom CorporationInventors: Alan Kwentus, Hassaan Aslam, Ali Abaye
-
Patent number: 8811271Abstract: In a satellite gateway, data is transmitted over a downstream channel at different throughput rates. Data destined for each subscriber/receiver is assigned a throughput rate depending upon the downstream signal quality of that subscriber/receiver. The downstream data is parsed to extract data packets. The data packets are then loaded into packet queues based on an identifier within such packets. The queues represent a bandwidth efficiency or throughput rate that can be currently tolerated by specific subscribers that may also be based on the current signal quality at a subscriber location. The parsed data traffic is processed based on the profile of the plurality of profiles to produce processed data traffic, and transmitted from the packet queues over a downstream channel.Type: GrantFiled: May 31, 2013Date of Patent: August 19, 2014Assignee: Broadcom CorporationInventors: Mark Dale, Anders Hebsgaard, David Hartman, Alan Kwentus, Steven Jaffe, Kelly Cameron, Stephen Krafft, Alan Gin, Jen-chieh (Jack) Chien, Dorothy Lin, Rocco Brescia, Joyce Wang
-
Publication number: 20140177610Abstract: Disclosed are method and system for Ethernet media conversion supporting high-speed wireless access points. The method includes receiving at each of a plurality of input-side Ethernet modules in a media converter, a plurality of input data streams at a first data rate. In the media converter each of the plurality of input data streams may be aggregated into an output data stream at a second data rate. The output data stream may then be transmitted at the second data rate from an output-side Ethernet module in the media converter. Each of the input data streams may be received from an Ethernet switch, and the output data stream may be transmitted to a wireless access point. In one exemplary implementation, each of the input-side Ethernet modules may include a 1 G PHY, while the output-side Ethernet module may include one or both of a 2.5 G PHY and a 4 G PHY.Type: ApplicationFiled: December 20, 2012Publication date: June 26, 2014Applicant: Broadcom CorporationInventors: Alan Kwentus, Hassaan Aslam, Ali Abaye
-
Publication number: 20130265870Abstract: In a satellite gateway, data is transmitted over a downstream channel at different throughput rates. Data destined for each subscriber/receiver is assigned a throughput rate depending upon the downstream signal quality of that subscriber/receiver. The downstream data is parsed to extract data packets. The data packets are then loaded into packet queues based on an identifier within such packets. The queues represent a bandwidth efficiency or throughput rate that can be currently tolerated by specific subscribers that may also be based on the current signal quality at a subscriber location. The parsed data traffic is processed based on the profile of the plurality of profiles to produce processed data traffic, and transmitted from the packet queues over a downstream channel.Type: ApplicationFiled: May 31, 2013Publication date: October 10, 2013Inventors: Mark Dale, Anders Hebsgaard, David Hartman, Alan Kwentus, Steven Jaffe, Kelly Cameron, Stephen Krafft, Alan Gin, Jen-chieh (Jack) Chien, Dorothy Lin, Rocco Brescia, Joyce Wang
-
Patent number: 8483122Abstract: In a DOCSIS based satellite gateway data is transmitted over a single downstream channel, at different throughput rates. Data destined for each subscriber/receiver is assigned a throughput rate depending upon the downstream signal quality of that subscriber/receiver. To accomplish this, the downstream DOCSIS MAC data is parsed to extract DOCSIS packets. The DOCSIS packets are then loaded into packet queues based on an identifier within such packets such as the MAC destination address or SID. Each of the queues represents a bandwidth efficiency or throughput rate that can be currently tolerated by specific subscribers based on the current signal quality being experienced at the subscriber location. A PHY-MAP describing the downstream data structure to be transmitted and inserted into the downstream data. Data is extracted from the packet queues in queue blocks as defined by the PHY-MAP.Type: GrantFiled: March 23, 2009Date of Patent: July 9, 2013Assignee: Broadcom CorporationInventors: Mark Dale, Hebsgaard Anders, David Hartman, Alan Kwentus, Steven Jaffe, Kelly Cameron, Stephen Krafft, Alan Gin, Jen-chieh (Jack) Chien, Dorothy Lin, Rocco Brescia, Joyce Wang
-
Patent number: 8090013Abstract: Herein described are at least a method and a system for implementing a high speed Tomlinson-Harashima Precoder. The method comprises using an L-tap transpose configuration of a Tomlinson-Harashima Precoder and processing a first discrete time sampled sequence using said L coefficients and L state variables by clocking the L-tap Tomlinson-Harashima Precoder using a clock signal wherein the clock signal has a clock rate equal to one half the symbol rate of the discrete time sampled sequence. In a representative embodiment, an L-tap Tomlinson-Harashima Precoder comprises a single integrated circuit chip, wherein the integrated circuit chip comprises at least one circuitry for processing a discrete time sampled sequence using L coefficients and L state variables by way of clocking the discrete time sampled sequence using a clock signal having a clock rate that is one half the symbol rate of the discrete time sampled sequence.Type: GrantFiled: March 6, 2008Date of Patent: January 3, 2012Assignee: Broadcom CorporationInventors: Arash Farhoodfar, Kishore Kota, Alan Kwentus, David Hwang
-
Patent number: 8010882Abstract: Methods and systems for modifying DOCSIS-based transmission paths for communication in higher frequency and/or wireless environments, such as wireless terrestrial communication systems and satellite communication systems. An inner turbo-code is combined with a DOCSIS based Reed-Solomon (“RS”) forward error correction (“FEC”) coding scheme, to produce a concatenated turbo-RS code (other FEC codes can be utilized). In phase and quadrature phase (“I-Q”) processing is utilized to enable relatively low cost up-converter implementations. The I-Q processing is preferably performed at baseband, essentially pre-compensating for analog variations in the transmit path. Power amplifier on/off control capable of controlling on/off RF power control of remote transmitters is modulated on a transmit cable to reduce the need for a separate cable.Type: GrantFiled: April 5, 2010Date of Patent: August 30, 2011Assignee: Broadcom CorporationInventors: Mark Dale, Dorothy Lin, Jen-chieh Chien, Alan Gin, Rocco J. Brescia, Jr., Alan Kwentus, David L. Hartman, Joyce Wang
-
Patent number: 7903764Abstract: An integrated burst FSK receiver is provided to receive and interpret an RF signal using FSK modulation. The integrated burst FSK receiver uses a programmable RF local oscillator to mix a received signal down to an IF range or baseband, where it is filtered and sampled for subsequent digital processing. Digital filtering and detection are employed to improve overall bit error rate performance and receiver sensitivity. A programmable digital low-pass or band-pass filter can also be used to suppress interference. A matched filter correlator can be used for detection and symbol timing adjustment in one mode, while an adaptive frequency comparator can be used in another mode. Circuits are provided that estimate carrier offset, frequency deviation and signal strength. These measurements can then be used to optimize the receiver performance. A method for receiving and interpreting an RF signal using FSK modulation is also provided.Type: GrantFiled: September 29, 2004Date of Patent: March 8, 2011Assignee: Broadcom CorporationInventors: Tommy Yu, Steve Krafft, Steven Jaffe, Alan Kwentus
-
Publication number: 20100262895Abstract: Methods and systems for modifying DOCSIS-based transmission paths for communication in higher frequency and/or wireless environments, such as wireless terrestrial communication systems and satellite communication systems. An inner turbo-code is combined with a DOCSIS based Reed-Solomon (“RS”) forward error correction (“FEC”) coding scheme, to produce a concatenated turbo-RS code (other FEC codes can be utilized). In phase and quadrature phase (“I-Q”) processing is utilized to enable relatively low cost up-converter implementations. The I-Q processing is preferably performed at baseband, essentially pre-compensating for analog variations in the transmit path. Power amplifier on/off control capable of controlling on/off RF power control of remote transmitters is modulated on a transmit cable to reduce the need for a separate cable.Type: ApplicationFiled: April 5, 2010Publication date: October 14, 2010Applicant: BROADCOM CORPORATIONInventors: Mark Dale, Dorothy Lin, Jen-chieh Chien, Alan Gin, Rocco J. Brescia, JR., Alan Kwentus, David L. Hartman, Joyce Wang
-
Patent number: 7694210Abstract: Methods and systems for modifying DOCSIS-based transmission paths for communication in higher frequency and/or wireless environments, such as wireless terrestrial communication systems and satellite communication systems. An inner turbo-code is combined with a DOCSIS based Reed-Solomon (“RS”) forward error correction (“FEC”) coding scheme, to produce a concatenated turbo-RS code (other FEC codes can be utilized). In phase and quadrature phase (“I-Q”) processing is utilized to enable relatively low cost up-converter implementations. The I-Q processing is preferably performed at baseband, essentially pre-compensating for analog variations in the transmit path. Power amplifier on/off control capable of controlling on/off RF power control of remote transmitters is modulated on a transmit cable to reduce the need for a separate cable.Type: GrantFiled: July 31, 2002Date of Patent: April 6, 2010Assignee: Broadcom CorporationInventors: Mark Dale, Dorothy Lin, Jen-chieh Chien, Alan Gin, Rocco J Brescia, Jr., Alan Kwentus, David L Hartman, Joyce Wang
-
Publication number: 20100074167Abstract: In a DOCSIS based satellite gateway data is transmitted over a single downstream channel, at different throughput rates. Data destined for each subscriber/receiver is assigned a throughput rate depending upon the downstream signal quality of that subscriber/receiver. To accomplish this, the downstream DOCSIS MAC data is parsed to extract DOCSIS packets. The DOCSIS packets are then loaded into packet queues based on an identifier within such packets such as the MAC destination address or SID. Each of the queues represents a bandwidth efficiency or throughput rate that can be currently tolerated by specific subscribers based on the current signal quality being experienced at the subscriber location. A PHY-MAP describing the downstream data structure to be transmitted and inserted into the downstream data. Data is extracted from the packet queues in queue blocks as defined by the PHY-MAP.Type: ApplicationFiled: March 23, 2009Publication date: March 25, 2010Applicant: Broadcom CorporationInventors: Mark Dale, Anders Hebsgaard, David Hartman, Alan Kwentus, Steven Jaffe, Kelly Cameron, Stephen Krafft, Alan Gin, Jen-chieh (Jack) Chien, Dorothy Lin, Rocco Brescia, Joyce Wang
-
Patent number: 7660372Abstract: In an integrated satellite receiver, improved header acquisition techniques are described for quickly locating a header symbol sequence in a data stream substantially implemented on a single CMOS integrated circuit. To identify the location of a header symbol sequence in a data stream, a selected header acquisition technique employs a real time correlator followed by an accumulator. Once accumulation over a predetermined number of frames is finished, the largest or maximum value among the accumulated correlator values is identified. If the maximum value exceeds a threshold, it will be declared as a peak and the address associated is the peak timing.Type: GrantFiled: February 9, 2005Date of Patent: February 9, 2010Assignee: Broadcom CorporationInventors: Jind-Yeh Lee, Tommy Yu, Alan Kwentus
-
Patent number: 7508785Abstract: In a DOCSIS based satellite gateway data is transmitted over a single downstream channel, at different throughput rates. Data destined for each subscriber/receiver is assigned a throughput rate depending upon the downstream signal quality of that subscriber/receiver. To accomplish this, the downstream DOCSIS MAC data is parsed to extract DOCSIS packets. The DOCSIS packets are then loaded into packet queues based on an identifier within such packets such as the MAC destination address or SID. Each of the queues represents a bandwidth efficiency or throughput rate that can be currently tolerated by specific subscribers based on the current signal quality being experienced at the subscriber location. A PHY-MAP describing the downstream data structure to be transmitted and inserted into the downstream data. Data is extracted from the packet queues in queue blocks as defined by the PHY-MAP.Type: GrantFiled: December 12, 2002Date of Patent: March 24, 2009Assignee: Broadcom CorporationInventors: Mark Dale, Anders Hebsgaard, David Hartman, Alan Kwentus, Steven Jaffe, Kelly Cameron, Stephen Krafft, Alan Gin, Jen-chieh (Jack) Chien, Dorothy Lin, Rocco Brescia, Joyce Wang
-
Publication number: 20080225937Abstract: Herein described are at least a method and a system for implementing a high speed Tomlinson-Harashima Precoder. The method comprises using an L-tap transpose configuration of a Tomlinson-Harashima Precoder and processing a first discrete time sampled sequence using said L coefficients and L state variables by clocking the L-tap Tomlinson-Harashima Precoder using a clock signal wherein the clock signal has a clock rate equal to one half the symbol rate of the discrete time sampled sequence. In a representative embodiment, an L-tap Tomlinson-Harashima Precoder comprises a single integrated circuit chip, wherein the integrated circuit chip comprises at least one circuitry for processing a discrete time sampled sequence using L coefficients and L state variables by way of clocking the discrete time sampled sequence using a clock signal having a clock rate that is one half the symbol rate of the discrete time sampled sequence.Type: ApplicationFiled: March 6, 2008Publication date: September 18, 2008Inventors: Arash Farhoodfar, Kishore Kota, Alan Kwentus, David Hwang